(32)

H04L 27/26,

(51) Int Ct.6: H04L 27/00,

H04B 1/713, H04L 27/10

18.06.1997 Bulletin 1997/25 Date of publication: €

(22) Date of filing: 12.12.1996

(21) Application number: 96120002.9

(84) Designated Contracting States: DE FI FR NL SE

Chibushino-shi, Fukuoka 818 (JP)

igata, Yuji

Hasako, Satoshi

12.12.1995 JP 322967/95 (30) Priority: 12.12.1995 JP 322957/95 12.07.1996 JP 183000/96 22.11.1996 JP 311132/96 11.01.1996 JP 2838/96

Izuka-shi, Fukuoka 820 (JP) Ilzuka-shi, Fukuoka 820 (JP)

Maki, Masahiro

Kishimoto, Michinori

Izuka-shi, Fukuoka 820 (JP)

Applicant: MATSUSHITA ELECTRIC INDUSTRIAL Kadoma-shi, Osaka-tu, 571 (JP) Ê

Kaho-gun, Fukuoka 820-03 (JP) · Koga, Sholchi Inventors: 8


Representative: Grünecker, Kinkeldey, Stockmalr & Schwanhäusser MaxImilianstrasse 58 80538 München (DE) Anwaltssozietät 3

> Digital Communication Apparatus ð

reception signal is entered into a receiver through a transmission line, (i) a signal processing unit supplies the spectrum intensity values of carrier frequencies, (ii) based on the spectrum intensity values, selects the is made by using an FH or MFSK mode as suitably selected according to the usage of channels. When a a channel detection unit controls the phase of a time slot MFSK or FH modulation mode, and supplies reception code data corresponding to detected carrier frequen-A highly reliable and high-speed data transmis

cies, and (iii) a decoder supplies reception information coding unit supplies, according to the selected modulation mode, transmission code data based on the transmission information data, (ii) a channel generation unit supplies, based on the transmission code data, carrier frequencies to be used and (iii) a waveform generation unit supplies a transmission signal to a transmission line. data based on the reception code data. When transmis sion information data are entered into a transmitter, (1) e

PIG. 70



Printed by Rank Xarox (UK) Business Sarvices

EP 0 779 726 A2

Description

Background of the Invention

In the communication field, a spread-spectrum communication technique is suitable for a high-speed data trans-The present invention relates to a digital communication apparatus.

mission in the environment where the channel characteristics such as multipath hading undergo a considerable dynamic Typical examples of spread-spectrum communication technique include a direct spread (DS) system and a fre-

the FH system include a high-speed FH system and a low-speed FH system. The high-speed FH system in which com-munication is made while the carrier frequency is being switched in a short period of time, is considerably increased in mission, while the FH system is advantageous in view of channel capacity and communication reliability. Examples of quency hopping (FH) system. The DS system is advantageous in view of small circuit size and high-speed data trans hardware size as compared with the low-speed FH system, but is advantageous in view of reliability against multipath Examples of a primary modulation in the FH system include a frequency shift keying (FSK) modulation, a phase shift keying (PSK) modulation and the live. In view of simplicity in circuit configuration requiring no phase control, the FSK modulation is relatively often used.

According to an arrangement of an FH digital communication apparatus of prior art, the transmission throughpur per channel, even for one-channel communication, is the same as that in communication using a plurality of channels 8

high speed of the order of micro second. Thus, such an arrangement is not suitable for the high-speed FH system. Fur-ther, the receiver requires, at its envetop line detector unit, analog band-pass filters having sharp amplitude character-istics in number equal to the number of carrier frequencies. This results in an increase in hardware. To achleve the high-(DFT), it is required that the DFT operation interval is accurately in synchronism with the time slot. This has hitherto According to another arrangement of the FH digital communication apparatus of prior art, carrier frequency wave forms are synthesized by a PLL synthesizer in the transmitter. This makes it difficult to switch the carrier frequency at a speed FH system, it would be proposed that both the generation of waveforms and the detection of frequencies are conducted by a digital signal process. However, this disadvantageously excessively increases the frequency of a sampling clock for a digital signal process. On the other hand, when detecting frequencies using a discrete Fourier transform been difficult.

quencies, M being an integer not less than 4. According to D.J. Goodman et al., "Frequency-Hopped Multilevel FSK for Mobile Radio", Bell System Technical Journal, Vol. 59, No. 7, pp. 1257-1275, September 1980, M frequencies (tones) are prepared in a predetermined band according to the high-speed FH system, and a unique code is assigned to each user on a time-frequency matric. However, a high sampling rate is requited in the DFT process, making it practically dir-There is known a digital communication apparatus using a code multiplaxing MFSK modulation using M carrier the ficult to achieve the hardware.

a

maximum likelihood word cannot be determined. Further, in an operation mode according to the FH mode, too, when a plurality of words are calculated by a majority judgment, the maximum likelihood word can neither be determined. There is now considered a digital communication apparatus of the mode changeover type amanged to make a frequency multiplex communication with either the MFSK or FH mode selected according to multiplicity. However, when the transmitter is not provided with a data acrambling function and the appearance probability of transmission data is uneven, the spectra of a transmission signal are also uneven. Further, when specific frequency components appea rality of reception signals are detected under the influence of noise, a spurious resporse or the like. In such a case, the continuously, timing extraction becomes difficult in the receiver. This lengthens the time required for pulling into sym chronism. Further, in the receiver, there are instances where, in an operation mode according to the MFSK mode, a plu \$ â

In G. Einarsson, "Address Assignment for a Time-Frequency-Coded, Syread-Spectrum System", Bell System Technical Journal, Vol. 59, No. 7, pp 1241 - 1255, September 1980, two methods are proposed for generating hopping while the other is based on the premise of an asynchronous system (a code multiplexing system providing a chip syn-chronism between users, but not providing a frame synchronism between users). Both methods are based on a Reed-Solomon code. However, under the Influence of frequency-selective tading, there might occur a miss detection (delecodes from data in a digital FH-MFSK communication system. One is based on the premise of a synchronous system tion) of all specific frequency components.

Summary of the invention

8

transmission is made using a multilevel frequency shift keying (MFSK) modulation mode when all the channels become It is an object of the present invention to provide a digital communication apparatus in which a high-speed data

It is another object of the present invention to provide a digital communication apparatus in which a data commu-

#### P 0 779 778 A2

nication is made according to a high-speed FH mode with no considerable increase in both sampling clock frequency and hardware size even though reception carrier frequencies are detected by a DFT operation until in the receiver. It is a further object of the present invention to provide a digital communication apparatus in which, using a low earnpling-rate DFT processor capable of processing a 1/2 band within of a sub-band, a specific sub-band is modutaled/demodulated according to the MFSK or code multipleating MFSK mode even in the environment where simultaneous communications are made using a plurality of sub-bands.

It is still another object of the present invention to provide a digital communication apparatus of the mode changeover type capable of randomizing transmission data without use of a scrambler and having maximum likelihood word

It is a still further object of the present invention to provide a digital communication apparatus highly invulnerable to fading such that random hopping codes are acquired.

munication apparatus having the arrangement above-mentioned, the modulation mode can be switched from the FH mode to the MFSK mode and vice versa merely by changing the contents to be processed in the coding and decoding units. This enables the FH or MFSK mode to be used as properly selected according to the usage of channels. This To achieve the objects above-mentioned, the present invention provides a digital communication apparatus to be quency multiplex communication is made with an MFSK modulation mode selected when N is equal to 1 and with an FH modulation mode selected when N is not less than 2, each of N and M being an integer. More specifically, the digital communication apparatus of the present invention comprises: the following receiver comprising a signal processing unit, a channel defection unit and a decoding unit; and the following transmitter comprising a coding unit, a channel generation unit unit a waveform generation unit. In the receiver, the signal processing unit is amanged such that, when a reception signal is entered through a transmission line, there are calculated, for the reception signal, the spectrum intensity values of the M carrier frequencies per time slot, and that the spectrum intensity values thus calculated are supplied to the channel detection unit. The channel detection unit is arranged such that, when the spectrum intensity values are entered from the signal processing unit, channels are detected based on the spectrum intensity values, that the time stor is controlled in phase, that either the MFSK or FH modulation mode is selected and that reception code data for the channels are supplied to the decoding unit. The decoding unit is arranged such that, when reception code data are entered from the channel detection unit, the reception code data are decoded eccording to the modulation mode selected by the channel detection unit, and that reception information data are supplied. In the transmitter, the coding unit is arranged such that, when transmission information data are entered, the transmission information data are entered, the transmission information data are coded according to the modulation mode selected by the channel detection unit and that transmission code data are supplied to the charnel generation unit. The channel generation unit is arranged to assign channels to the trans-mission code data received from the coding unit, to select carrier frequencies for the charnels and to supply the carrier frequencies thus selected to the waveform generation unit. The waveform generation unit is arranged to supply, as a transmission signal, the signal waveforms of the carrier frequencies selected by the channel generation unit, the transmission signal being supplied, in synchronism with the time slot, to the transmission line. According to the digital comchronization) and in which, using N carrier frequencies out of M carrier frequencies per time slot, an N-channel freused for a communication system in which a plurality of digital communication apparatus share a time slot (network syn achieves an efficient high-speed data transmission without reliability lost.

8

mitter comprising a frequency selection unit and a waveform generation unit; and the following receiver comprising a down-converter unit, a DFT operation unit, a threshold judgment unit, a synchronizing signal generation unit, a latch unit and a decoder. In the transmitter, the frequency selection unit is arranged to determine, for entered transmission data, carrier frequendes to be used out of the M carrier frequencies per log<sub>2</sub> M bits according to a conversion table. The waveform generation unit is arranged to supply, in synchronism with the time slot, frequency waveforms corresponding to the carrier frequencies to be used, the frequency waveforms being supplied, as a transmission signal, to the transmission line for each period of one time slot T. In the receiver, the down-corverter unit is arranged such that a reception signal entered through the transmission line is down-converted in frequency to a low frequency band. The DFT operaunit is arranged to successively execute, per sampling clock period Δt, a discrete Fourier transform (DFT) for a period of the latest one time stot (T = N x At) on the signal after down-converted in frequency, thereby to respectively calculate spectrum values I (i) (k = 1, 2, ..., M) for the M carrier frequencies, N being an integer not less than M. The ues I(k) and the candidate carrier frequencies, a synchronizing trigger signal for synchronization with the time slot. The unit is arranged to determine, as reception carrier frequencies, the candidate carrier frequencies at the time of In a digital communication system using another digital communication apparatus according to the present invention, a plumility of digital communication apparatus share a time stot (network synchronization) and a frequency muthplex communication is made with carrier frequencies out of M carrier frequencies selected, per time slot, for a plurality threshold judgment unit is arranged to detect, out of the M carrier frequencies, carrier frequencies of which spectrum values I(K) exceed a threshold value, these carrier frequencies being detected as candidate carrier frequencies per sampling clock period At. The synchronizing signal generation unit is arranged to generate, based on the spectrum valassertion of the synchronizing trigger signal. The decoder is arranged to supply, based on a conversion table identical of channels, M being an integer not less than 2. This digital communication apparatus comprises; the following trans-

8

8

#### EP 0 779 726 A

with that in the frequency selection unit, log-M-bit reception data for the reception carrier frequencies. According to the digital communication apparatus having the arrangement above-mentioned, a transmission signal can be pulled, using the results of a DFT operation, into accurate synchronism with the time slot. Thus, such a highly precise frequency detection suitable but the high-speed FH system achieves a highly reliable data communication with a high frequencyutilisation affained. The present invention provides a furthe digital communication apparatus using either an MFSK modulation mode or a code multiplation MFSK modulation mode as to code multipland MFSK modulation mode in a code multipland MFSK modulation mode using MFSK modulation to less that the digital communication apparatus is arranged such that the M carrier frequencies per sub-band are orthogonally disposed at frequency intensits not less than 27 in which T is a frequency switching period of time. To According to the digital communication apparatus having the arrangement above-mentioned, using a low sampling-rate discrete Fourier transform capable of processing a 1/2 band width of a sub-band, frequencies in the sub-band around a specific frequency can be detected even in the environment where simultaneous communications are made using a plurality of sub-bands.

The present invention provides a further digital communication apparatus using either an MFSK modulation mode is or a code multiplading MFSK modulation mode, using M consecutive carrier frequencies randomly selected per predetermined time interval. I. Meaning an imager not less then A, eard this digital communication apparatus is arranged such that the firm interval L is a value equal to the product of a frequency switching period of time T and a positive integer and that the M carrier frequencies are orthogonally disposed at frequency intervals not less than 217. According to the digital communication apparatus having the arrangement above-mentioned, using a low sampling-rate discrete Fourlet to transform capable of processing a 1/2 band width of a sub-band, frequencies in the sub-band around the desired frequency can be detected even in the environment where simultaneous communications are made using a plurality of sub-bands.

The present invention provides a further digital communication apparatus using either an MFSK modulation mode on a code multibuding MFSK modulation mode, build M carture frequencies per sub-base. M befing an thrager not less at than 4, and this digital communication appearatus comprises a transmitter and a receiver. The receiver comprises is than 4, and this digital communication appearatus comprises a transmitter and a receiver. The receiver comprises is diversity branches in which signals received from N points spatially separated from the diversity branches, are respectively common to the separation of the compression of the separation of the supply N-sequence base beand signals. N beling an integer not less than 2; a frequency detection unit formed of M operation units is traspeditively calculating the signal levels of the M cartier frequencies; a sealect of the Sequence base beand signals to the M operation units.

30 and a time for controlling the selector to change the base band signal to be assigned to a specific operation unit out of the M operation units when the signal level actualisted by the specific operation unit out of the predetermined period of time. According to the digital communication appearatus having the arrangement above mentioned, signal reception can be made with no fading influence in each of the operation units.

The present invention provides a further digital communication apparatus to be used for a digital communication as system in which a plurality of digital communication apparatus share a time stot and in which a bital-duptex data communication in a plurality of digital communication apparatus or mystem mode, and in each a code multiplexing MFSK modulation mode, and digital communication apparatus compress a transmitter and a receiver which share a single anterna. In this digital communication apparatus, the receiver comprises; first means for storing, as a reterence phase error, a phase error which is present immediately before the communication mode is switched from the reception mode to the transmission mode, and second means for generating, after the reception mode has been switched to the transmission mode, and respensability aginal for synchronication mode has been switched to the transmission mode, are respensable apparatus, and for supplying the regenerative synchronizing signal thus generated outhe transmitter. According to the digital communication apparatus having the errangement above-mentioned, it is possible to maintain a network synchronization at the time when there is made, using the common antenna, a code division multiple accesses (CDMA) as done in an FHANFSK model in the same frequency band.

The present frivention provides a further digital communication apparatus comprising: a transmitter in which a convolutional code and an inseriaver are combined to code transmission disa without alloade as of a scrandiar; and a toedway which a majority decoder is used to secure and communication agreement in which a majority decoder is used to secure a most literalized word decoding, in this digital communication apparatus, using M carrier frequencies per time slot, a frequency multiplex communication is made with either an MFSK modula so then model entering one allocation mode selected according to multiplex, M being an integer not esciptying a comolutional coder for supplying a comolutional coder for supplying a comolutional code sequence ascording to an input information sequence, the interleavent's supplying an inteleave sequence ascording to the convolutional code sequence; and TH coder for supplying an PH code sequence ascording to the interleave sequence as the PH code sequence as a transmission sequence; and an M-ary independent signal transmitter unit for supplying, per times slot, a transmission signal containing, out of M mutually independent frequency components, one frequency component corresponding to the transmission sequence, and (i) the receiver component is or supplying, an independent signal transmitter unit for supplying, per poperation in the properties of M intequency component for the transmission sequence, and of the received components of M frequency components of M frequency components of a reception signal, an operational model control circuit for judging in the first intervention of a reception signal, an operational model control circuit for judging in the main.

decoder for supplying an FH decoding pattern according to the threshold judgment pattern, a second switching unit for selecting, according to the switching signal, either the threshold judgment pattern or the FH decoding pattern; the unit; a deinterleaver for supplying a deinterleave sequence according to the majority decoding sequence; and a Viterbi decoder for supplying an information sequence according to the deinterleave sequence. According to the digital communication appearable having the anrangement above-mentioned, both the convolutional coder and the interleaver plicity based on the threshold judgment pattern and for supplying the switching sinal according to the multiplicity; an FH majority decoder for supplying a majority decoding sequence according to the pattern selected by the second switching encode transmission data, causing the transmission data to be randomized without use of a scrambler. This not only equalizes the spectra of a transmission signal, but also reduces the frequency in continuous appearance of specific frequency components. Further, the majority decoder in the receiver makes a majority judgment on each of the bits forming a word, thus determining the most likelihood word. 5

ator (FH coder) comprising the following conversion means and the following operation means. More specifically, the conversion means is amanged to convert a data value x which is an element of a Galois field, into a code w which is a The present invention provides a further digital communication apparatus comprising a frequency hopping genernon-zero element of the Calois field, according to the following conversion equation using a function f:

2

w = f(x)

when the number M of values which a data can present, is equal to  $2^k$  (k is a positive intager) and the number  $\Omega$  of the elements of the Galois field is equal to  $p^l$  (2M) in which p is a prime number and r is a positive intager. The operation means is to arrange to calculate, according to the code w, a hopping code vector Ay composed of L components using

8

"y = W . "a + i . "B

ĸ

wherein i is the user identification No, which is an element of the Galois field;  $\alpha$  is one of the primitive elements of the Galois field;  $\alpha$  is a spread code vector of L components and is equal to (1,  $\alpha$ ,  $\alpha^2$ ,  $\alpha$ ,  $\alpha^2$ -1) in which L is an integer not less than 2 and not greater than  $p^2$ -1; and  $A_0$  is a unit vector of L components and is equal to (1, 1, ..., 1). According to the digital communication apparatus having the arrangement above-mentioned, Q is greater than M and the data value x is previously converted into the non-zero code w, based on which the hopping code vector ^y is calculated. 8

Brief Description of the Drawings

Fig. 1 is a block diagram showing an example of the arrangement of a digital communication apparatus according to the present invention; Ŋ

Fig. 2 is a block diagram showing in detail an example of the arrangement of the transmitter in Fig. 1;
Fig. 3 is a block diagram showing in detail an example of the arrangement of the receiver in Fig. 1;
Fig. 4 is a block diagram showing in detail an example of the arrangement of the cocling unit in the transmitter in Fig. 2;
Fig. 5 shows the contents of the frequency table in the transmitter in Fig. 2;
Fig. 6 shows the contents of the frequency table in the receiver in Fig. 3;
Fig. 7 shows the operational tinnings at the time when the FM mode is selected in the circuit in Fig. 4;

\$

Fig. 8 shows the operational trainings at the time when the MFSK mode is selected in the circuit in Fig. 4.
Fig. 9 shows the wereform of a digital synthesizer output together with the weveform of a time slot signal in the case in Fig. 8.
Fig. 10 is a view of transition of carrier frequencies to be used in the case in Fig. 8.
Fig. 11 is an input inning diagram of a DFT process in a phase asynchronous state.
Fig. 12 is an input fining diagram of a DFT process in a phase synchronous state.
Fig. 13 shows the state of carrier frequencies to be used when the MFSK mode is selected: â

Fig. 14 shows the state of carrier frequencies to be used when the FH mode is selected: Fig. 15 is a block diagram showing in detail an example of the arrangement of the time slot signal generation unit

8

in the channel detection until in Fig. 3:
Fig. 16 is a block diagram showing a modification of the signal processing until in Fig. 3:
Fig. 17 is a block diagram showing a modification of the signal processing until in Fig. 2:
Fig. 18 shows up-chip code data in the coding until in Fig. 17:
Fig. 19 shows up-chip code data in the coding until in Fig. 17:
Fig. 21 is shown chip possing a modification of the receiver in Fig. 3, corresponding to Fig. 17:
Fig. 21 is a view of inquerroy transition of a chip signal in the arrangement in Figs. 17 and 20:
Fig. 22 is a view illustrating a DFT process on the least significant carrier frequency in the arrangements in Figs. 17

3

#### EP 0 779 726 A2

1	į	Ì

- 23 is a view illustrating a DFT process on the most significant carrier frequency in the arrangements in Figs.

- Fig. 24 is a view of a modification of the arrangement in Fig. 5;
  Fig. 25 is a view of a modification of the arrangement in Fig. 6;
  Fig. 25 is a view of a modification of the arrangement in Fig. 18;
  Fig. 25 is a view of a modification of the arrangement in Fig. 18;
  Fig. 28 is a blook diagram showing an example of the arrangement of the digital communication appearatus according to the present invention; Fig. 29 shows a correspondence of 4-bit data to carrier frequencies in the frequency selection unit and the decoder

5

75

- Fig. 30 is a block diagram showing in detail an example of the arrangement of the cosine-wave and sine-wave gen-
- Fig. 31 shows an example of the anangement of carrier frequencies after frequency orthogonal transformation in eration unit in Fig. 28;
  - Fig. 32 shows another example of the arrangement of carrier frequencies after frequency orthogonal transformsthe waveform generation unit in Fig. 28;
- 33 shows an example of the arrangement of carrier frequencies after down-conversion, corresponding to the arrangement in Fig. 31; ė

Fig. 34 shows a further example of the arrangement of carrier frequencies after frequency orthogonal transforma-

8

- 35 shows a further example of the arrangement of carrier frequencies after frequency orthogonal transforma-
- Fig. 38 is a block diagram showing in detail a circuit arrangement for a DFT operation for one carrier frequency in
- Fig. 37 is a block diagram showing in detail an example of the arrangement of the threshold judgment unit in Fig. 28; the DFT operation unit in Fig. 28;

ĸ

- Fig. 38 is a block diagram showing in detail an example of the arrangement of the threshold value control unit in Fig. 37;
- Fig. 39 is a block diagram showing in detail an example of the arrangement of the synchronizing signal generation
- unit in Fig. 28;

8

- Fig. 40 is a block diagram showing in detail an example of the arrangement of the clock regeneration unit in Fig. 39;
  - Fig. 41 is a diagram of operational timing of the clock regeneration unit in Fig. 40; Fig. 42 shows two reception channels high in randomized property;
- Fig. 43 shows an example of the waveform of a cost function accumulated value in the synchronizing signal gener ation unit in Fig. 39 when two channels in Fig. 42 are received;
  - Fig. 44 shows examples of two reception channels low in randomized property;

8

- Fig. 45 shows an example of the waveform of a cost function accumulated value in the synchronizing signal gener
  - Fig. 46 shows examples of three reception channels high in randomized property; ation unit in Fig. 39 when two channels in Fig. 44 are received;

\$

- Fig. 47 shows an example of the waveform of a cost function accumulated value in the synchronizing signal gener ation unit in Fig. 39 when three channels in Fig. 46 are received;
- Fig. 48 shows examples of three reception channels low in randomized property; Fig. 49 shows an example of the waveform of a cost function accumulated value in the synctronizing signal gener
- ation unit in Fig. 39 when three channels in Fig. 48 are received;
  - Fig. 50 shows examples of one reception channel; \$
- ation unit in Fig. 39 when a channel in Fig. 50 is received under a noise environment with time constant TC being Fig. 51 shows an example of the waveform of a cost function accumulated value in the synchronizing signal gener equal to 1:
- ation unit in Fig. 39 when a channel in Fig. 50 is received under a noise environment with time constant TC being Fig. 52 shows an example of the waveform of a cost function accumulated value in the synchronizing signal gener

8

- Fig. 53 is a block diagram illustrating a modification of the digital communication apparatus in Fig.
- 54 shows the levels of spurious responses which reception carrier frequency gives to adjacent frequency
- Fig. 55 is a block diagram illustrating an example of the arrangement of the digital communication apparatus bands in a comparative example of the digital communication apparatus in Fig. 53;
- Fig. 56 is a diagram of frequency arrangement, at a certain time, of three sub-bands used in the digital communication apparatus in Fig. 55;

  - Fig. 57 is a diagram of frequency arrangement obtained after down-conversion of a first sub-band;

- 58 is a diagram of frequency amangement obtained after down-conversion of a second sub-band;
- 59 is a diagram of frequency arrangement obtained after down-conversion of a third sub-band;
- 60 is a block diagram illustrating a modification of the arrangement in Fig. 55;
- 61 is a diagram of frequency arrangement, at a certain time, of two sub-bands used in the digital communica-
- 62 is a diagram of frequency arrangement obtained after down-conversion of a first sub-band
- 63 is a diagram of frequency arrangement obtained after down-conversion of a second sub-band;
- Fig. 64 is a block diagram illustrating a modification of the receiver in Fig. 55; Fig. 65 is a block diagram illustrating in detail an axample of the arrangement of one operation unit in Fig. 64; Figs. 664, 66B and 66C show frequencies received under the influence of fading in the diversity branches in Fig.

9

- 67 is a block diagram illustrating a modification of the arrangement in Fig.
- Fig. 68 is a block diagram illustrating in detail an example of the arrangement of the window control unit in Fig. 67; Fig. 69 is a diagram of operational trining of the window control unit in Fig. 68; Fig. 70 is a block diagram illustrating an example of the arrangement of the digital communication apparatus
- according to the present invention;

2

- Fig. 71 is a block diagram showing in detail an arrangement of the convolutional coder in Fig. 70;
- Figs. 72A and 72B are block diagrams respectively illustrating in detail the arrangements of the interleaver and the deinterleaver in Fig. 70;
- Figs. 73A and 73B are block diagrams respectively illustrating in detail the arrangements of the FH coder and the

æ

- FH decoder In Fig. 70;
- Figs. 74A, 74B and 74C respectively show examples of an interleave sequence matrix, a multiplaxing code matrix and an FH code sequence matrix in the FH coder in Fig. 73A; Figs. 75A, 75B, 75C and 75D respectively show examples of a threshold judgment pattern, a multiplexing code
  - Figs. 76A and 76B are block diagrams respectively litustrating in detail the amangements of the M-ary Independent sequence, a judgment matrix and an FH decoding pattern matrix in the FH decoder in Fig. 73B;

ĸ

- signal transmission unit and the M-ary independent signal reception unit in Fig. 70; Fig. 77 is a block diagram illustrating in detail an example of the arrangement of the operational mode control circuit in Fig. 70;
  - Fig. 78 is a block diagram illustrating in detail an example of the arrangement of the majority decoder in Fig. 70;

8

23

- Fig. 79 is a block diagram illustrating a modification of the arrangement in Fig. 70; Fig. 80 is a block diagram illustrating in detail an example of the arrangement of the burst signal component removal
  - Fig. 81 is a block diagram litustrating in detail an example of the arrangement of each of 16 burst detection units ctrault in Fig. 79;
- Fig. 82 is a block diagram illustrating in detail an example of the arrangement of the burst removal circuit in Fig. 80; Fig. 83 is a block diagram illustrating in detail an example of the arrangement of each of 16 burst removal logic units forming the burst detection circuit in Fig. 80;
  - in Fig. 82;
- Fig. 84 is a block clagram illustrating a further modification of the amangement in Fig. 70; Fig. 85 is a block clagram illustrating in detail an example of the amangement of the puncture signal generator in

\$

- 86 is a block diagram illustrating a further modification of the arrangement in Fig. 70;
- Fig. 87 is a block diagram illustrating in detail an example of the arrangement of the multi-level decoder in Fig. 88; Figs. 884 and 888 are block diagrams respectively libraring modifications of the arrangements in Figs. 784, 788; Page 89 a block diagram illustrating a further modification of the arrangement in Fig. 70: 90 is a block diagram illustrating a further modification of the arrangement in Fig. 70: Pigs. 804 and 908 are block diagrams respectively illustrating in detail the arrangements of the FH coder and the
  - FH decoder in Fig. 89;

\$

- Fig. 91 is a block diagram lilustrating in detail an example of the arrangement of the operational mode control circuit
- - in Fig. 89;
    - Fig. 92 shows the relationship between input and output of the multiplicity judgment logic in Fig. 91; 93 is a block diagram illustrating an FH-MFSK digital communication system of prior art;

8

3

Figs. 94A and 94B respectively illustrate the definitions of Galois addition and Galois multiplication used in the FH

- code generator in Fig. 93; Fig. 95 shows examples of a hopping code vector generated in the FH code generator in Fig. 93; Figs. 96A and 96B show timefrequency matrices, under the firtluence of frequency-selective fading, in the trans-
- mitter and receiver in Fig. 93;
- Figs. 97A and 97B respectively Illustrate the definitions of Calois addition and Calois multiplication used in the FH code generator in the digital communication system according to the present invention; Fig. 98 shows examples of a hopping code vector in the digital communication system according to the present

## EP 0 779 726 A2

Figs. 99A and 99B show timefrequency matrices, under the influence of frequency-selective fading, in the transmitter and receiver in the digital communication system according to the present invention;

2

Fig. 100 is a block diagram showing the arrangement of the FH code generator in the digital communication system according to the present invention:

19, 101 shows the operation of the chip counter in Fig. 100.

19, 102 shows the operation of the date conversion until In Fig. 100;

19, 102 shows the operation of the spread code generator in Fig. 100;

19, 104 shows the operation of the arrangement in Fig. 100;

19, 104 shows a modification of the arrangement in Fig. 100;

19, 105 shows the operation of the FH code pubment with Fig. 105; and

19, 105 shows the operation of the FH code generator in the digital communication system according to the learnests of a Galois field, in the FH code generator in the digital communication system according to the present invention.

## Detailed Description of the Invention

5

The following description will discuss embodiments of a digital communication apparatus according to the present invention with reference to the attached drawings.

generation unit CG, a waveform generation unit WG, a signal processing unit DS, a channel detection unit CD and a tion. In Fig. 1, the digital communication apparatus comprises a transmitter T, a receiver R, a coding unit CO, a channel decoding unit DE. The transmitter T comprises the coding unit CO, the channel generation unit CG and the waveform generation unit WG. The receiver R comprises the signal processing unit DS, the channel detection unit CD and the decoding unit DE. Shown In Fig. 1 are transmission information data ch, transmission code data coo, carrier frequencies to be used cgo, a transmission signal ot, a reception signal or, a spectrum Intensity output dso, reception code data odo. Fig. 1 shows an example of the arrangement of a digital communication apparatus according to the present inven reception information data dr, a time slot signal ts and a mode control signal mo. 8 ĸ

eration unit CG, based on the block of log<sub>2</sub> M bits of the transmission code data coo, the carrier frequencies to be used ego are read out from a memory table containing places of carrier frequency information respectively assigned to the multiple communication system. In the waveform generation unit WG, the signal waveforms of the carrier frequencies to be used cgo for one symbol, are digitally generated by a digital direct synthesizer (hereinafter simply referred to as transmission information data dI are subjected to error correction coding and then, based on the state of the mode con-trol signal mo, the transmission code data coo according to the FH or MFSK mode are generated. In the channel gen-In Fig. 1, the binary transmission information data of are entered into the transmitter T. In the coding unit CO, the blocks. Here, M is an integer and represents the maximum number of carrier frequencies to be utilized in the frequency digital synthesizer) and then supplied as the transmission signal ot to a transmission line in synchronism with the time slot signal ts for setting the symbol interval. 33 8

value. Further, supplied from the channel detection unit CD is the time stot signal is as controlled in phase based on the spectrum intensity values of the carrier frequencies. In the decoding unit DE, the reception code data cdo are decoded according to the FH or MFSK mode dependent on the state of the mode control signal mo. After error correction, the exceeding the threshold value. Here, the mode control signal mo to be supplied from the channel detection unit CD is determined according to the number of received channels or the number of carrier frequencies exceeding the threshold The receiver R receives the reception signal or from a transmission line. In the signal processing unit DS, a DFT process is executed on the reception signal or for one symbol interval in synchronism with the time slot signal ts, and output) dso. In the channel detection unit CD, a threshold judgment is made, per symbol, on the spectrum intensity values of the carrier frequencies and there are supplied the reception code data cdo corresponding to carrier frequencies data decoded according to the FH or MFSK mode, are supplied as regenerated as the binary reception information data the spectrum intensity values are calculated for the camier frequencies to supply the spectrum intensity output (DFT \$ \$

prises the coding unit CO, the channel generation unit CG, the waveform generation unit WG, an error correction coding Fig. 2 shows in detail an example of the arrangement of the transmitter T in Fig. 1. In Fig. 2, the transmitter T com-

Fig. 2 are the transmission information data dt, enror correction code data eco, a hopping pattern hto, the mode control signal mo, the transmission code data coo, S-bit (S = 10g). M) transmission code data spo, the carrier frequencies to be used ego, the time slot signal ts, a digital synthesizer ST output sto, a local escillating signal ito, a mixer MXT output moto and the transmission signal ot. 23

quency table CHT, a digital symbesizer ST, a mixer MXT, a reference oscillator LT and a band-pass filter BPT. Shown in

unit EC, a hopping pattern generation unit HT, a mode control unit CT, a serial-to-parallel conversion unit SP, a fre-

In Fig. 2, the coding unit CO comprises the error correction coding unit EC, the hopping pattern generation unit HT and the mode control unit CT. In the error correction coding unit EC, the entered transmission information data dt are

coded using a convolutional code, a block code or the like. Generated in the hopping pattern generation unit HT is the code data eco as multiplied by the hopping pattern hto are generated and supplied as the transmission code data coo hopping pattern hto for a spectrum spread according to the FH mode, in the mode control unit CT, the error correction for the FH mode when the mode control signal mo is in the HIGH level, and the error correction code data soo as they ere, ere generated and supplied as the transmission code data coo for the MFSK mode when the mode control signa

In the serial-to-parallel conversion unit SP, serially entered transmission code data coo are divided into S-bit data and supplied in parallel as S-bit transmission cods data spo presenting information for one symbol. The frequency table CHT is formed of a memory such as a ROM or the like containing corresponding information of carrier frequencies for transmission code data spo, and carrier frequencies to be used ogo are read out, from the frequency table CHT, per The channel generation unit CG comprises the serial-to-parallel conversion unit SP and the frequency entered S-bit transmission code data spo.

2

nism with the time stot signal to. The reference oscillator LT generates the local oscillating signal to. The digital synthe-sizer outbut sto is up-convented in frequency by the local oscillating signal ito in the mixer MXT and, in the band-pass filter BPT, the desired band is taken out from the mixer output moto and supplied as the transmission signal of to the and the band-pass filter BPT. In the digital synthesizer ST, frequency waveforms in the equivalent low band system are The waveform generation unit WG comprises the digital synthesizer ST, the reference oscillator LT, the mixer MXT digitally generated for the entered carrier frequencies to be used ogo and supplied as hopped per symbol in synchrotransmission line.

CHR, a register RG, a mode control unit CR, a hopping pattern generation unit HR and an error correction decoding unit ED. Shown in Fig. 3 are the reception signal or, a band-pass filter BPR output dop, a local oscillating signal for, an mixer MXR output more, a low-pass filter LPR output thou a DFT output dop, the time stot signal is carrier trequencies uno detected as channels, spectrum internsity values uso of carrier frequencies detected as channels, the mode corridor. the signal processing unit DS, the channel detection unit CD, the decoding unit DE, a band-pass (ther BPR, a reference oscillator LR, a mixer MXR, a flow-pass (ther LPR, a discrete Fourier transform processing unit DFT, a threshold judg-Fig. 3 shows in detail an example of the arrangement of the receiver R in Fig. 1. In Fig. 3, the receiver R comprises ment unit 3TH, a mode control signal generation unit MOG, a time slot signal generation unit TSG, a frequency table 8

ĸ

signal mo, the reception code data done are reception information data dr.

In Fig. 3. the signal processing until 05 comprises the band-pass littler BPR, the reference oscillator LR, the mixer MXR, the tw-pass filler LPR and the discrete signal materials on the reception information data dr.

In Fig. 3. the signal processing unt 05 comprises the band-pass littler BPR, the reference oscillator LR, the mixer MXR, the tw-pass filler LPR and the discrete signal or found transform processing unit DFT. The band-pass filter BPR receives the reception signal or is down-converted in frequency, the band-pass filter BPR prevents the image frequency components of signals outside of the desired band from overlapping one abords. The reference oscillator LR generates the local oscillator LR generates the local oscillator by the local oscillator BRR, the band-pass filter output to the low-pass filter LPR, the unnecessary dignal components outside of the DFT processing band are enrowed from the mixer WRR, the band-pass filter components outside of the DFT processing band are enrowed from the mixer output mixe. In the discrete Fourier transform processing unit DFT, a DFT process is executed. In synchronism with the time stot signal is, on the low-pass fifter output for one symbol interval and the spectrum intensity for each carrier frequency is calculated. Here, it is required that the number of sample points per symbol cycle in the DFT process is set to 2 x M points or more based on a sampling theorem and that the time slot signal ts is accurately in synchronism with the symbol cycle. 8 Ħ \$

MOG, the time stot signal generation unit TSG and the frequency table CHR, In the threshold judgment unit 3TH, a threshold judgment is made, for the DFT output dso having 2 x M points or more, on the spectrum intensity values of unti TSQ, spectrum intensity values uso at consecutive symbols are compared in level, and based on the comparison result, the time stot signal ts is generated as controlled in phase, in the frequency table CHR, reception code data coo The channel detection unit CD comprises the threshold judgment unit 3TH, the mode control signal generation unit frequency points corresponding to the carrier frequencies. Carrier frequencies having spectrum intensity values exceeding the threshold value are detected as corresponding to channels, and such spectrum intensity values uso and such carrier frequencies uno are supplied. In the mode control signal generation unit MOG, the channel number N (N Integer) is counted based on the camer frequencies detected as channels, and the mode control signal mo is supplied in the HIGH level when N is not less than 2, and in the LOW level when N is equal to 1. In the time slot signal generation each for each carrier frequency uno are successively read in S-bit unit from the memory table containing corresponding information identical with that contained in the frequency table CHT in the channel generation unit CG of the transmitter

â

The decoding unit DE comprises the register RG, the hopping pattern generation unit HR, the mode control unit CR and the error correction decoding unit ED. In the register RG, all reception code data cdo read out from the frequency table CHR are updated and stored per symbol cycle, and the register output rgo is supplied to the mode control unit CR. In the mode control unit CR, decoding is executed with the FH mode selected when the mode control signal mo is in the HIGH level, and with the MFSK mode selected when the mode control signal mo is in the LOW level. In the 23

#### EP 0 779 726 A2

mode control unit CR, when the FH mode is selected, a hopping pattern control signal hoo of a channal to be received mode is selected, the register output rgo is not inversely spread in spectrum but is supplied, as it is, to the error correc-tion decoding unit ED. In the error correction decoding unit ED, the mode control unit CR output on is subjected to error ister output 1go is inversely spread in spectrum by the hopping pattern bro such that one of a plurality of reception code data odo is specified and supplied to the error correction decoding unit ED. In the mode control unit CR, when the MFSK is generated such that a hopping pattern to be followed is specified to the hopping pattern generation unit HR. The regcorrection using a convolutional code, a block code or the like and then, the reception information data or are regener ated and supplied.

equal to 16 in the arrangement in Fig. 1. It is noted that carrier frequencies are expressed in terms of F(x) (x = 1, 2, 3, The following description will discuss in detail the circuit operation of the digital communication

First, the operation of the transmitter T in Fig. 2 will be discussed.

Fig. 4 shows in defail an example of the arrangement of the coding unit CO in the transmitter T in Fig. 2. In the cod-ing unit CO in Fig. 4, the mode control unit CT comprises a transmission rate conversion unit 4FT, an exclusive-OR unit 4EX and a data selector 4SL. Shown in Fig. 4 are first error correction code data eco1 and second error correction code data ecc2. The hopping pattern generation unit HT comprises a parallel-to-cenial conversion unit 4PS and a Msequence generation unit 4MG.

15 sequences is generated by every four bits and supplied as the hopping patienn hip affer converted into serfal data in the parallel-to-serial conversion until 4PS. In the exclusive-OR unit 4EX, the hopping patienn hib is used for a spectrum spread of the first aero conversion code data selector 4SL are the first error conversion code data seot. But set secretary conversion code data excl. But set secretary expread, for the FH mode, or the second error conrection code data excl. Far the MFSK mode are supplied as the transmission code data coo. When the mode control signal mo is in the LOW level, the second error conrection code data excl. Far the first error conrection code data excl. The transmission code data coo. When the mode control signal mo is in the LOW level, the second error conrection code data excl. Far the transmission code data coo. The transmission code data coo are converted in the 4-bit transmission code data sop in the excitation-parallel conversion unit SP in the charmel generation unit CQ, and the carrier frequencies to be used cop are read cut from the frequency table CHT containing the corresponding information shown in Fig. 5. Fig. 6 shows the contents of the trequency table CHR of the charmel detection unit CD in the receiver R corresponding to Fig. 5. coding unit EC and then converted into data of the bit rate corresponding to the FH or MFSK mode in the transmission rate conversion unit 4RT. More specifically, the first error correction code data eco 1 are supplied when the FH mode is selected, and the second arror correction code data eco2 are supplied when the MFSK mode is selected. Since S is equal to logs. M which is equal to 4, the second error correction code data eco2 have a bit speed four times of that of the first error correction code data eco1. When the FH mode is selected, the hopping pattern the is generated in the The transmission information data of are converted into the arror correction code data eco in the error correction hopping pattern generation unit HT. In the M-sequence generation unit 4MG, therefore, a pseudorandom code having 8 8

Fig. 7 shows the operational timing at the time when the FH mode is selected in the circuit in Fig. 4, while Fig. 8 shows the operational timing at the time when the MFSK mode is selected in the circuit in Fig. 4. In Fig. 7, carrier frequencies to be used cgo are read out in the order of  $F(1) \rightarrow F(3) \rightarrow F(12)$  for every symbol time T. The exclusive-OR unti 4EX in the mode control untit CR is amanged to execute an exclusive-NOR operation between the first error correc-tion code data eco1 and the hopping pattern htp. In Fig. 8, carrier frequencies to be used cgo are read out in the order of  $F(1) \rightarrow F(2) \rightarrow F(3)$  for every symbol time T.

\$

Fig. 9 shows a frequency waveform (digital synthasizer output stb) in the equivalent low band system for every symbol time I (it, i2, i3) when the MFSK mode in Fig. 8 is selected. The digital synthesizer output sto is supplied with the happing points thereof synchronized in phase with the rising edges of the time slot signal ts.

mode in Fig. 8 is selected. In Fig. 10, 16 carrier frequencies are disposed at 1/T intervals, and carrier frequencies to be used are changed from  $F(1) \rightarrow F(2) \rightarrow F(3)$  with the passage of time (11, /2, 13). The digital synthesizer output sto is upconverted in frequency to the desired band by the mixer MXT, and then supplied to the transmission line as the trans-Fig. 10 shows the transition of the carrier frequencies to be used in the equivalent low band system when the MFSK mission signal of for another digital communication apparatus. \$

The following description will discuss the operation of the receiver R in Fig. 3.

8

Figs. 11 and 12 show input timings of a DFT process in the signal processing unit DS at the time when the receiver R in another digital communication apparatus has received the MFSK-mode transmission signal or generated according to Fig. 11 shows the input timings when the DFT process intervals are not in synchronism in phase with the time stot signal is, while Fig. 12 shows the input timings when the DFT process intervals are in synchronism in phase with the time slot signal ta. 8

In Fig. 11, a portion of the signal components of carrier frequency F(2) in addition to a portion of the signal components of carrier frequency F(1) is DFT-processed at a DFT process interval 1. This means that carrier frequencies for two channels are detected for each DFT process interval. At this time, when the level of the carrier frequency F(2) is not less than the threshold level of the threshold judgment unit 3TH, the carrier frequency is lowered in detection precision

This will be an obstacle to radio communication or the like in which, for ensurpte, a distance problem or the like is concurrent. Accordingly, the fine storage beneation with TSO conclust heptases of the time slot signal at thus providing phase synchronization in Fig. 12. In the case of Fig. 10, each of the DFT process litterials 1, 2, 3 is accurately in synchronism in phase with the lime slot signal is. Accordingly, only one carrier frequency uno is detected for each expected of the time slot signal is, thus enabling the reception information data of for the MFSK mode to be accurately accounted.

Fig. 13 shows channel detection in the threshold judgment unit 3TH when the MFSK mode is selected, while Fig. 14 shows channel detection in the threshold judgment unit 3TH when the FH mode is selected. It is now supposed that the DFT process intervals are in synchronism in phase with the time slot signal its in each of Figs. 13 and 14.

In Fig. 13, the carrier frequency F(1) which is not less than the threshold level, is detected as corresponding to a channel, and its spectrum intensity uso and carrier frequency uno are supplied. Center frequency F(10) has more or less spectrum intensity but its spectrum intensity but its spectrum intensity is not greater than the threshold level. Accordingly, the carrier frequency F(10) is regarded as noise and therefore carnot be detected. In the mode control signal generation unit MOQ, the channel number N is counted as it, and the mode control signal mo is supplied in the LDW level.

5

In Fig. 14, carrier frequencies F(1), F(10), F(11) which are not less than the threshold level, are detected as corresponding to channels, and their spectrum intensities uso and carrier frequencies uno are supplied. In the mode control signal generation unit MOQ, the channel number N is counted as 3, and the mode control signal mo is supplied in the

Fig. 15 shows in detail an example of the arrangement of the time stot signal generation unit TSQ in the channel fig. 15 shows in detail an example of the arrangement of the fig. 15 comprises a maximum value detection unit LOS in Fig. 15 comprises a maximum value detection unit MAX, a register TRQ a comparison unit COMP and a digital variable frequency divider DVCO. Shown in Fig. 15 are maximum spectrum intensity mux, a register output mop and a phase control signal dont.

In Fig. 15, the maximum value detaction until MAX is arranged to detact the maximum spectrum intensity value out of the spectrum intensity values of the carrier frequencies detected by the fireshold updoment unit 31H, and to supply the maximum spectrum intensity values of the carrier 180, the maximum spectrum intensity detacted earlier by one symbol time I is stored and supplied as the register organizer. TRO, the maximum spectrum intensity detacted earlier by one symbol time I is stored and supplied as the register output may. In the comparison unit COMP, the maximum spectrum intensity man is greated in level with each other to generate the phase control signal dcrit. When the maximum spectrum infensity man is greated in level with seah other to generate the phase control signal dcrit controls the phase of the digital value frequency divider DVCO in the same direction as that in phase control done earlier by one symbol time I. When the maximum spectrum intensity man is smaller in level than the register out-opposite to the direction in phase control done earlier by one symbol time I. This achieves the phase synchronization of the time siot eighted in.

Using the arrangement in Fig. 1 discussed in the foregoing, there can be achieved a highly reliable digital communication apparatus increased in operational speed without substantial change in the hardware arrangement of an FH-mode digital communication apparatus of prior art. In Fig. 1, the description has been made with carrier wave transmission rate sion taken as an example, but base band transmission may also be applied. Further, in the spectrum analysis in the arrangement in Fig. 1, an envelop analysis using a matched fifter for sech carrier frequency may also be conducted instead of a DFT process. Such an arrangement increases the hardware size but eliminates the need for synchronization of symbol cycle using the time stot signal is.

Fig. 16 shows a modification of the signal processing unit DS in Fig. 3. The signal processing unit DS in Fig. 16 comprises a band-pass (fiter BPA, a carrier sense unit EVD, a reference oscillator LA, a mixer MXR, a low-pass (fiter LPR and a discrete Fourier transform processing unit DFT. Shown in Fig. 16 are a reception signal or, a band-pass fitter BPR output boro, a carrier sense signal evid. a local codilating signal Inc, a mixer MXR output more, a low-pass fitter LPR output flore, a DFT cutput doe and a fine slot signal its.

ŧ

In the carrier sense unit EVD in Fig. 16, the band-pass filter output bpro is subjected to envelop detection to generate the carrier sense signal evot. In the discrete Fourier transform processing unit DFT, the low-pass filter output typo is subjected to the DFT process only when the carrier sense signal evot is asserted. This enables the discrete Fourier transform processing unit DFT to be transformly operated, thus lowering the power consumption for the DFT process.

Other directing operations in the signal processing unit DS are similar to those discussed in connection with Fig. 3.

Fig. 17 shows a modification of the coding unit CO in Fig. 2. The coding unit CO in Fig. 17 comprises an error conrection coding unit EC, a hopping pattern generation unit HT, a mode control unit CT, a preamble generation unit PR and a data selector 1SSL. Shown in Fig. 17 are transmission information data dt, error correction code data eco, a hopping pattern this, a mode control signal mo, transmission code data coo, a preamble control signal pon and dhip code 35 data pre.

In Fig. 17, the preamble generation unit PR generates the preamble control signal pon for setting, as a preamble sequence, a profestermined peliod of time from the point of time when the transmission information date of these been sequence, a profestermined peliod of time from the post of time when the transmission information date of these enterior of the entry confestion occinique in EC is distanced. While the presented control signals por as selected and supplied from the date selector ISSL. Assuming that as to the chirp

F

code data pre generated from the presmble generation unit PR, the corresponding timorration is based on Fig. 5, upchitp code data shown in Fig. 18 and down-chitp code data shown in Fig. 19 are successively read out, per symbol time I, for up-chitp and down-chitp, respectively withite the presmble control signal pon is being negated, the operation of the error correction coding unit EC is enabled and the output of the mode control unit CT is selectively supplied from the data selector 15SL. Other circuit operations of the coding unit CO are similar to those discussed in connection with Fig. 20 shows a modification of the receiver R in Fig. 3, corresponding to Fig. 17. The receiver R in Fig. 20 comprises a signal processing unit DS, a channel detection unit Qs, a decoding unit DS, a register RG, a pneambe detection unit CQ, a decoding unit DS, a mode control unit DR, a mode control unit DR, a hopping pattern generation unit HR and an error correction decoding unit ED. Shown in Fig. 20 are a reception signal or, a DFT output doo, a time sidt signal is, a mode control signal in a reception code data cdo, an identification signal pdec, a DFT control signal bps, an enable signal cre, a register RG output rgo, a hopping pattern hopping pattern control signal hop, a mode control unit CR output co and reception information

In the preamble detection unit PRD in Fig. 20, a preamble using an up-chirp is identified by following carrier the 1st quency while successively changing, per symbol time T, the carrier frequency E(1) to the most significant carrier therapeupor (E(1) to the most significant carrier therapeupor (E(1)) to the most significant carrier transmit to the least significant carrier therapeupor (E(1)) to the order occasion occasion occasion of the significant carrier frequency F(1). On the order hand, a presente carrier frequency F(1) to the order hand, a presente carrier frequency F(1) to the order frequency F(1) to the order frequency F(1) to the order significant carrier frequency F(1) to the preamble of the preamble of carrier frequency F(1) to the transfer frequency from the preamble detection unit PRD, when the preamble identification is determined to the preamble detection unit PRD, when the preamble detection unit PRD, when the preamble identification is determined to the intervent of the discrete fourter transform processing unit DFT (See Fig. 3) in the formal detection unit CD. In the threshold indoment unit 3TH, when the identification signal poles is asserted, the DFT control signal to controls the operation of the discrete Fourter transform processing unit DFT (See Fig. 3) in the threshold indoment unit 3TH (See

The following description will discuss in detail the operational control (frequency error correction control) for the discrete Fourier transform processing unit DFT in the arrangements in Figs. 17 and 20.

lt is now supposed that, in the digital synthesizer ST of the transmitter T at the preamble sequence, there are successively generated the signal waveforms of carrier frequence corresponding to the up-chin signals (F(1) → (F(8)) or down-chin signals (F(8) → F(1)) in Fig. 21. In Fig. 21. (Ip) (P = 0, 1, 2, ..., 127) reters to the frequency point scaled at equal intervals on the frequency coordinates on the basis of the transmitter T. According to the frequency point scaled F(1) generated in the digital synthesizer ST corresponds to the frequency point ((9), F(2) corresponds to the frequency point ((9)):

 $F(x) \rightarrow \{(2x+6) \{x=1,2,3,.....,16\}$ 

error dia between the frequency of the local oscillating signal to of the bransmitter T and the local oscillating signal to of the receiver R. In such a case, a DFT process is executed, on the reference frequency coordinates, on the least signal of the receiver R. In such a case, a DFT process range width at the preamble sequence is previously known and that the frequency error Ala is smaller than the channel Interval 1/17. In this case, by detecting the frequency point of the maximum spectrum intensity for the least significant processing unit DS in the receiver R executes, on the low-pass filter output Ipro after down-converted in frequency, a ndicant carrier frequency F(1) as shown in Fig. 22 and on the most significant carrier frequency F(16) as shown in Fig. 23. At this time, when the spectrum intensity for the least significant carrier frequency F(1) is not related to the treerror becomes Aft smaller than Afa and is nearer to the actual value. It is now supposed that the variable frequency carrier frequency F(1) or the most significant carrier frequency F(18), it becomes possible to correct a frequency error In another digital communication apparatus, the discrete Fourier transform processing unit DFT of the signal DFT process with frequency resolution of carrier frequency distance 1/(21). It is now supposed that there is a frequency quency point 1(8) but is related to the frequency point 1(9), and when the spectrum intensity for the most significant carrier frequency F(16) is not related to the frequency point f(38) but is related to the frequency point f(39), the frequency between a plurality of digital communication apparatus. For example, in the case of Figs. 22 and 23, carrier frequencles in the threshold judgment unit 3TH (See Fig. 3) of the channel detection unit CD may be changed for the frequency point expressed by the following formula (2): 3 â 8

 $F(x) \rightarrow \{(2x+7) \{x=1,2,3,....,16\}$  (2

8

Thus, using the arrangements in Figs. 17 and 20, a preamble for up-chirt or down-chirp can be generated and detected with the use of a simple circuit arrangement. Further, the use of such a preamble facilitates carrier sense in

the multipath fading environment. In the arrangement in Fig. 20, frequency error correction is made only when the prearmal is detected and, after the completion of the preamble, a partial DFT process with frequency resolution of 1/T is executed on channels after frequency error correction. This not only improves the reception sensibility but also reduces the operations to be executed in amount. The following description will discuss modifications of the contents stored in the frequency tables in Figs. 5 and 8, Fig. 24 shows information stored in the frequency table GHT of the channel generation unit CG (See Fig. 2), while Fig. 25 shows information stored in the frequency table GHP of the channel detection unit CD (See Fig. 3). In this modification, the hardware structure is the same as that discussed in correction with Figs. 1 to 3.

So stows information suffering in the requency table of his treatment detection with Co. (See rig. s), in this information to the hardware structure is the same as that discussed in connection with Figs. 1 to 3.

In this modification, 4-bit transmission code data pos and carrier frequencies to be used ago in Fig. 24 correspond to sech other using a Circy code as the progressive code, and carrier frequencies uno and 4-bit reception code data code.

2

in Fig. 25 correspond to each other using a Gray code as the progressive code. Since the progressive code is used for arrangement of camer frequencies, adjacent camer frequencies undergo a change in bit information only by one bit. This bowers the influence of eart of election due to frequency a pror among a plurality of digital communication apparatus. When using the progressive code and eart domesponding thromation in Figs. 24 and 25, the chirp code data in Fig. 88.

When using the progressive code and corresponding information in Figs. 24 and 25, the chitp code data in Fig. 28 may be used for generating an up-chitp signal, and the chitp code data in Fig. 27 may be used for generating a down-chitp signal.

Fig. 28 shows an example of the anrangement of the digital communication apparatus according to the present invention. The apparatus in Fig. 28 comprises a transmitter T, a receiver A, a terceiver selection unit CE, a warefrom generation unit WG, a consine-wave seneration unit WG, a consine-wave generation unit WG, a consine-wave generation unit WG, a consine-wave generation unit WG, a mixer WSM, a RY phase shifter WP, an adder WA, a 1/2 inquestion of WG an oscillator SG, a down-converter unit FD, a DFT operation unit DP, a threshold judgment unit 28GT, a synchronizing signal generation unit SC, a talch unit 28LT and a decoder 28QD. Shown in Fig. 28 are transmission data of, carrier
ing signal senator unit WG, a talch unit 28LT and a decoder 28QD. Shown in Fig. 28 are transmission data of, carrier
ing signal separation unit WG output wo, a sine-wave generation unit WG output wo, a transmission signal sup with frequency CLA, a refersence oscillating signal spo with frequency IC, a reception signal wr, a down-converter unit FD output war, a brice unit PD expectum value output (k) doo, a threshold judgment unit 28GT spectrum value output (k) and cardiates
carrier frequency clo, a synchronizing trigger signal st, reception carrier frequencies 28lto and reception data dr. Here,
At refers to the time period of the sampling clock error. The transmitter T and the receiver R share the same 1/2 frequency divider DV and the same oscillator SG.

In Fig. 28, binary transmission data at which are coded according to the FH or MFSK mode outside of the apparatus, are setably entered into the transmitter. In the frequency selection until CE, send transmission data of a divided into blocke seath having logs. M bits for every two time stops, and for each block, corresponding carrier requencies to be used us out of the carrier frequencies to be used us out of the carrier frequencies of the transmission the seath of the

More specifically, according to the value of k in F(k) of the carrier frequencies to be used uc, the coshe-wave generation unit WC and the she-wave generation unit WG respecifively digitally generation unit WG respecifively digitally generation unit WG respecifively digitally generate, in synchronism with the synchronizing higger signal st generated in the receive R, cosine waves and sine waves to be used for a frequency orthogonal transformation it is now supposed that there is used a frequency orthogonal transformation represented by the bibliowing equation (3):

\$

W1 ( $k = odd number) = sin (2n x te x t) · cos (2n x d x (2k · 1) x t) + cos (2n x te x t) · sin (2n x <math>\Delta t x (2k · 1) x t) = sin (2n x \Delta t x (2k · 1) x t) = sin (2n x \Delta t x (2k · 1) x t) = sin (2n x \Delta t x (2k · 1) x t) = sin (2n x \Delta t x (2k · 1) x t) = sin (2n x \Delta t x (2k · 1) x t) = sin (2n x \Delta t x (2k · 1) x t) = sin (2n x \Delta t x (2k · 1) x t) = sin (2n x \Delta t x (2k · 1) x t) = sin (2n x \Delta t x (2n x x (2n x \Delta t x (2n x x$ 

â

ල

W1 (k = even number) =  $\sin (2\pi x t x t) \cdot \cos (2\pi x \Delta t x (2k - t) x t) \cdot \cos (2\pi x t x t) \cdot \sin (2\pi x \Delta t x (2k - 1) x t) = \sin (2\pi x (tc \cdot \Delta t x (2k - 1)) x t)$ 

Then, cosine waves represented by  $(2n \times \Delta I \times (2k-1) \times I)$  and sine waves represented by  $(+1)^{k-1} \times \sin(2n \times \Delta I \times (2k-1) \times I)$  and sine waves represented by  $(+1)^{k-1} \times \sin(2n \times \Delta I \times (2k-1) \times I)$ . The sine-wave generation unit WS in the equations above-mentioned, of refers to a frequency step width and trefers to time. In the two mixers WCAW, WSM and in the adder WA, there is concluded, using ocsine waves and sine waves, a frequency orthogonal transformation on the reference oscillating signal sop from the oscillator SQ, i.e.,  $\cos(2n \times I)$ , and on so the signal from the 90 phase affairs WP, i.e.,  $\sin(2n \times I \times I)$ . Thus, in synchronism with the time slot, the frequency wavestorms for the carrier frequencies to be used or are generated and supplied as the transmission signal wit to the transmission in the other experience (3), the stillowing equation (4) may also be used:

#### EP 0 779 726 A2

W2 (k = even rumber) = sin (2  $\pi$  x (c x t) · cos (2  $\pi$  x d x (2k · 1) x t) + cos (2  $\pi$  x (c x t) · sin (2  $\pi$  x d x (2k · 1) x t) = sin (2  $\pi$  x d x (2k · 1) x t)

€

W2 (k = odd rumber) =  $\sin (2n \times t \times t) \cdot \cos (2n \times d \times (2k \cdot 1) \times t) \cdot \cos (2n \times t \times t) \cdot \sin (2n \times d \times (2k \cdot 1) \times t) = \sin (2n \times (t \cdot d \times (2k \cdot 1)) \times t)$ 

The reception signal write entered into the receiver Rithrough the transmission line, in the down-converter unit FD, signal components in the variable frequency band to be received have been been from the reception signal way and the signal components that shear are down-converted in frequency, using the reference oscillating signal spot from the reception signal spot from the coscillator SQ, toward a low frequency band in which a digital signal process can be exacuted. In the DFT operation unit DP, an N-point DFT process for a period of the latest one time stof (T = N x x I) is successively exacuted on the down-converter cuptur with or set of SQ, at L Heas, N is an integer not less than M. At this time, the DFT process is executed only on M frequency profile at Heas, N is an integer not less than M. At this time, the DFT process set is executed only on M frequency profile at Heas, N is an integer not less than M. At this time, the DFT process for a period of the latest one carrier frequency is mapped. Accordingly, the spectrum value (k) is calculated for each carrier frequency E(k) (k = 1, 2, ..., M) per sampling clock. In the threshold judgment unit is s2CT, a threshold judgment is made on the spectrum value (k) for each carrier frequency in the spectrum value (k) of each carrier frequency in the spectrum value (k) of each carrier frequency in the spectrum value (k) of each carrier frequency in the spectrum value (k) of each carrier frequency in the spectrum value (k) of each carrier frequency in the spectrum value (k) and the each carrier frequency exceeding a threshold judgment unit output do, i.e., the spectrum value value (k) and the each digger eight signal earlier frequencies (E) in the spectrum value (k) of the each carrier frequencies (E) is the spectrum value (k) as the carrier frequencies (E) in the spectrum value (k) as the spectrum value (k) as

reception data dr. The reception data dr are decoded, cutable of the appearatus, according to the FH or MFSK mode. Fig. 25 shows carrier frequencies so arranged as to correspond to 4-bit data with M being aqual to 16, using a Gray 24 code as the progressive code in the frequency electron unit CE and the decoder unit 28CD in Fig. 28. Based on Fig. 29, it is possible to reduce the error to note tho electron when 4-bit reception data of based on the reception carrier the quencies 28th are decoded, as far as the frequency conversion error is within one carrier frequency interval (2 x x b).

The following description will discuss in detail an example in which M is equal to 16, N is equal to 64, Alls equal to 11/16 (µs) and R is equal to 1 in the arrangement in Fig. 28. Here, a period of one time stot T is equal to N x All which is equal to 4 µs, and the frequency step width All is as follows:

## $\Delta f = 1/T \times R = 1/(N \times \Delta t) = 250 \text{ kHz}$

In Fig. 30, based on the value of kin FFI (k = 1, 2, ...... fs) of the carrier frequencies to be used up determined to each time stor, the accumulator 2AC generates, for each system dock system dock style; (d which frequency is equal to 2AI or 32 MHz), the accumulator output 2aco while the values of St Y = 128 (= 2¹) points are each out per time stor, the accumulator output 2aco has a 7-bit width (0000000 – 1111111), and is circulatingly operated for every overflow and reset each time the synchrothizing trigger signal at its asserted, in the occine-were memory 2CM and the sine-were memory 2CM, coshe-were data in which one cycle is being sampled to 129 points and sine-were data in which one cycle is being sampled to 129 points and sine-were data in which one cycle is being sampled to 129 points and sine-were data in which one cycle is being sampled to 129 points and sine-were data in which one cycle is being sampled to 129 points and sine-were data in which one cycle is being sampled to 129 points and sine-were data 2cd are read out with the accumulator control accounts to the according to the occine-were memory 2CM, the occine-were data 2cd are read out with the accumulator output 2aco used as an address. In the sine-were data 2cd are read out with the sine-were data 2cd are read out with the power of the accounts of the sine-were data 2cd are read out with the power of the accumulator output 2aco used so is being five and out using, as an address, the invertee output 2bro in which the populity of the accumulator output 2aco used so is being inversed by the inverse. It is inverse to those above-mentioned. By the two D/A convertars 2CDA, 2SDA, the read ocsine-were data 2cd and sine-were data 2cd and sine-were data 2cd and sine-were data 2cd and sine-were data 2cd are seen over-mentioned. By the two D/A convertars 2CDA, 2SDA, the read ocsine-were data 2cd and sine-were data 2cd are even or cod number, the operation of the socurand and the socurand account of the account of the account of the account of the accoun

Fig. 31 shows the arrangement of M (\* 16) frequencies after frequency orthogonal transformation represented by the equation (3), based on the values of k in the carrier frequencies F(it), the frequencies are alternately amanged, on the basis of the trequency to, toward the high band side by ∆f x (2k - 1) when k is an odd number, and toward the low band side by ∆f x (2k - 1) when k is an even number.

Fig. 32 shows the arrangement of M (= 16) frequencies after frequency orthogonal transformation represented by the equation (4). Based on the vabues of k in the carrier frequencies F(N), the frequencies are alternately amanged, on the basis of the frequency fc, toward the low band side by  $\Delta I \times (2k - 1)$  when k is an odd number, and toward the high band side by  $\Delta l \times (2k-1)$  when k is an even number. As shown in Figs. 31 and 32, the carrier frequencies are alternately arranged with respect to the frequency (c serving as the basis. Accordingly, even though a spurious response is generated in side bands due to normalization level error between the sine-wave generation unit output wso and the cosine-wave generation unit output wso at the frequency orthogonal transformation (orthogonal modulation), the influence exerted upon other carrier frequencies can be

2

Fig. 33 shows the arrangement of carrier frequencies which will be mapped in frequency when the carrier frequencles F(k) (k = 1, 2, ..., M) after frequency orthogonal transformation shown in Fig. 31, are down-converted in frequency, using the reference oscillating signal sgo having the frequency to (ic to DC), by the down-converter unit FD of the receiver R. After the carrier frequencies have been down-converted in frequency, the frequency interval is changed from  $i \times \Delta i$  to  $2 \times \Delta i$  and therefore the occupied frequency bandwidth becomes a half of the variable frequency range. In the DFT operation unit DP, therefore, a DFT process can be executed using frequency of 16 x 4 x ∆f equal to the variable 5 8

Instead of the frequency orthogonal transformation represented by the equation (3), there may be used a frequency orthogonal transformation represented by the following equation (5): frequency range, i.e., 16 MHz, as sampling frequency fs.

W3 (
$$k = odd \ number) = sin (2n \times te \times t) + cos (2n \times t \times t) + cos (2n \times te \times t) + sin (2n \times t \times t) = sin (2n \times t) = sin (2n \times t) + t)$$

2

S

9

M3 (k = even number) = sin (2π x tc x t) · cos (2π x Δf x k x t) · cos (2π x tc x t) · Sin (2n x A1 x k x t) = Sin (2n x (tc - Af x k) x t) Instead of the frequency orthogonal transformation represented by the equation (4), there may be used a frequency orthogonal transformation represented by the following equation (6):

W4 (k = even number) = sin (2π x tc x t) • cos (2π x Δf x k x t) + cos (2π x fc x t) •

sin (2n x \( \Delta t \times x x t \) = sin (2n x (fc + \( \Delta t \times t \) x t)

2

9

W4 (k = odd number) = sin (2n x fc x t) · cos (2n x Δf x k x t) · cos (2n x fc x t)

 $sln(2\pi \times \Delta f \times k \times t) = sin(2\pi \times (fc \cdot \Delta f \times k) \times t)$ 

Except for a binary number operation of the accumulator 2AC shown in Fig. 30, the hardware arrangements are the

\$

Fig. 34 shows the arrangement of M (= 16) carrier frequencies after frequency orthogonal transformation represented by the equation (5). Based on the values of k in the carrier frequencies F(k), the frequencies are attemately arranged, on the basis of the frequency to, toward the high band side by  $\Delta t \times k$  when k is an odd number, and toward same. That is, according to the values of k in the carrier frequencies F(k), k is successively accumulated

ŧ

the low band side by ∆l x k when k is an even number. Fig. 35 shows the arrangement of M (= 16) carrier frequencies after frequency orthogonal transformation represented by the equation (6). Based on the values of k in the carrier frequencies F(K), the frequencies are altemately arranged, on the basis of the frequency fc, toward the low band side by Afx k when kis an odd number, and toward the high band side by  $\Delta I \times k$  when k is an even number.

Even though the equation (5) or (6) is used, there can be produced effects similar to those discussed in connection with Figs. 31 and 32. It is therefore poswith Figs. 31 and 32. It is therefore possible to provide a larger number of carrier frequencies. It is however noted that the influence of a spurious response among the carrier frequencies becomes greater. 8

Fig. 36 shows in detail an example of the arrangement of the DFT operation unit DP (k) for one carrier frequency F(k), an A/D converter BAD, a log<sub>2</sub> N-bit counter BCO, a cosine-wave memory BCM, a sine-wave memory BSM, a data selector 8MP, a mutiplier 8MX, an a-stage 2xN-bit shift register 8SFA, an arithmetic operation unit (ALU) 8AL, a b-stage 2-bit shift register 8SFB, an absolute value operation unit (ABS) 8AB and a filip-flop 8FF. Here, log<sub>2</sub> N is equal to 6, and 2 x N is equal to 128. Also shown in Fig. 36 are a down-converter output wrd, a system dock sysc (of which frequency F(N) in the DFT operation unit DP in Fig. 28. Shown in Fig. 38 are a DFT operation unit DP(N) for the carrier frequency 8

EP 0 779 726 A2

equal to 2/at or 32 MHz), a sampling clock smpc (of which frequency is equal to 1/at or 16 MHz), a log<sub>2</sub> N-bit counter 3CO output 8coo, an AVD converter 8AD output 8ado, cosine-wave data 8cmo, sine-wave data 8smo, a data selector 8MP output 8mpo, a multiplier 8MX output 8mxo, a 2 x N shift register 8SFA output 8stao, an arithmetic operation unit 8AL output 8alo, a 2-bit shift register 8SFB output 8sfbo, an absolute value operation unit 8AB output 8abo and a spectrum value ((k) for the carrier frequency F(k). Further shown in Fig. 36 are a 2-bit shift register 8SFB's first bit output 8sfb1 and a 2-bit shift register 8SFB's second bit output 8sfb2. In the DFT operation unit DP(k) for the carrier frequency F(k), when the down-converter output value is defined as Wd, the spectrum value I(k) is calculated by executing the following operations of equation (7) per k:

$$((k) = sqrt((c(j)^2 + is(j)^2))$$
 (7)

$$\operatorname{lc(j)} = \sum_{j \in P \setminus N+1} {\operatorname{P}}(\operatorname{Wd(j)} \times \cos (2\pi \times \Delta f \times (2k-1) \times \Delta f \times j))$$

$$|\mathbf{s}(i) = \Sigma_{j=p-N+1}^{P}(Wd(j) \times \sin(2\pi \times \Delta t \times (2k-1) \times \Delta t \times j))$$

i=0, 1, 2, 3, 4, ...

in which sqrt ( ) means a square root function and p means the absolute time point at this point of time

8CM and the sine wave memory 8SM, and are read out, per sampling dock smpc, using the log. N-bit, counter 8CO output 8coo as an address. The data selector 8MP is arranged to execute a process using, in time-division multipliating, the hardware for partial operations (multiplication, addition and subtraction) in the DFT process, and to alternately multiplier BMX, multiplication of Wd( $(3 \times cos(2\pi \times A) \times (2k \cdot 1) \times A) \times (1)$  in the equation (7) and multiplication of Wd( $(3 \times A) \times (2k \cdot 1) \times A \times (1)$  in the equation (7), are alternately executed for the AD converter 8AD a-bit output Bado and the cosine-wave data 8cmo, and for the A/D converter 8AD a-bit output 8ado and the sine-wave data 8smo, thus supplying the upper a-bit multiplication result 8mxo. Each of the a-stage 2 x N-bit shift register 8SFA and the Brixo by a period of one time slot in the 2 x N shift register RSFA and a delay of the arithmetic operation unti output Bab by a period of one sampling clock in the 2-bit shift register RSFB. In the arithmetic operation unit 8AL, the shift register the b-bit accumulation result (correlation vatue) for a period of the latest one time slot, in the absolute value operation unit 8AB, there is calculated, per system clock eyec, the square mean (sqrt (log) $^2$  +  $\log$ ) or (sqrt (log) $^2$  +  $\log$ ). In the 2-bit shift register 8SFB's second bit output 8sfb1 and the 2-bit shift register 8SFB's second bit output 8sfb2, and the pling clock smoc or per j in the equations (7). Cosine-wave data and sine-wave data for N (= 64) points having a time b-stage 2-bit shift register 8SFB, is operated at the system clock sysc. This provides a delay of the multiplication result output 8stbo is added to the multiplication result 8mxo per system dock sysc, and the shift register output 8stao is subtracted from the multiplication result 8moo per system clock sysc, thus calculating and supplying Ic(!) or Is(!) which is absolute value operation unit output Rabo at the same timing j is supplied as the spectrum value ((k) from the fillp-flop ength of one time stot corresponding to the carrier frequency F(k), are respectively stored in the cosine-wave memory assign the cosine-wave data 8cmo and the sine-wave data 8cmo to the multiplier BMX per system clock sysc. In the In Fig. 36, the down-converter output wrd is converted Into an a-bit digital signal by the A/D converter 8AD per sam-8 æ 8

In Fig. 28, the DFT operation unit DP is formed of 16 DFT operation units DP(k) each shown in Fig. 36, and other arrangement than the 16 DFT operation units DP(k) is common for different k. Further, the sampling frequency for the DFT process is advantageously reduced to 1/2. In Fig. 36, therefore, the hardware is reduced in size due to the timedivision arrangement of the multiplier BMX and the arithmetic operation unit 8AL. As to the absolute value operation unit

8A8, too, a time-division arrangement can be used between two carrier frequencies, for example, k=(1, 2), k=(3, 4), k=(5, 6), k=(7, 2), k=(9, 10), k=(11, 12), k=(13, 14), k=(15, 16).
Fig. 37 shows in detail an example of the arrangement of the threshold judgment unit 28CT in Fig. 28. Shown in Fig. 37 shows in detail an example of the arrangement 9CR(N (k = 1, 2, ......, 16) for the carrier inequency F(N, Aso shown in Fig. 37 are a spectrum value (I(N) corresponding to the carrier frequency F(N, as sampling clock smpc (of which frequency is equal to 1/21 or 16 MHz), a threshold value TH and the kth enable signal en(k) corresponding to the carrier frequency F(k)

In Fig. 37, each spectrum value ((k) calculated in each DFT operation unit DP(k) in Fig. 36 is compared in each comparator 9C(k) with the threshold value. TH set by the threshold value control unit GT according to the spurious level at the time of DFT process. Then, there is generated each enable signal en(k) corresponding to each carrier frequency F(K). When the spectrum value I(K) does not exceed the threshold value TH, the enable signal en(K) is asserted in the HIGH level, and when the spectrum value I(k) exceeds the threshold value TH, the enable signal en(k) is negated in the LOW level. From the threshold judgment unit 28CT, 16 enable signals en(k) and 16 spectrum values I(k) are simultaneously supplied as threshold judgment unit output dto (K = 1, 2, ...., 16), and the spectrum value of each carrier frequency 8

negated in the LOW level is set as the spectrum value id(j) (i = 0, ...., s) of each candidate carrier frequency.
Fig. 38 shows in detail an example of the amangement of the threshold value control unit GT in Fig. 37. Shown in

In Fig. 38, spectrum values (1) — (1) gae entered into the maximum value detection until 10MD per sampting clock strop. and the maximum value detection until 10MD per sampting clock strop. and the maximum value detection until 10MD per sampting clock strop. and the maximum value funt is selected and supplied as the maximum value funt of from the the concretered 10CP the previous maximum value fun which is the maximum register 10PM output 10mo, is compared in level with the new maximum value funt. Only when limt is greater than the the comparator output 10mo is asserted and MM is latched in the register 10PM, in the divider 10DV, normalization is made by an operation of serves as an address for the threshold value memory table 10MT. From the threshold value memory table 10MT, from the threshold value memory table 10MT.

5

The threshold value control unit GT in Fig. 38 is advantageous when an automatic gain control (AGC) is made in 15 the down-converter unit PD. When the maximum AGC output is in a predetermined level, the spectrum value of each candidate carrier frequency is smaller as the multiplicity of the transmission channel number is greater. Accordingly, when the threshold value IT is set in association with the integrator output 10th the optimum threshold value ITH for the transmission channel number is is selected, thus improving the carrier frequency detection precision.

Fig. 39 shows in detail an example of the arrangement of the synchronizing signal generation unit SC in Fig. 28.

Softwan in Fig. 38 set be the Michal Endeaco 11 MP(N) (k = 1, 2, .... 16) for the carrier frequency F(N, a total sum operation unit 11S, an authmetic operation unit 1.0... 10 MP(N) (k = 1, 2, .... 16) for the carrier frequency F(N, a total sum operation unit 11SPE an authmetic operation unit 1.0... 10 MP(N) at the total state 11SPE and togater 11RP, a Bregister 11SPE, and subject 11RP, and subject 1

In Fig. 39, whether or not the spectrum values ((1) to ((16) supplied from the threshold judgment unit 28CT are to be entered fruit on the total sum operation unit 118, is selected, in the 16 date selectors thin(?(16), busing the enable signals en(1) to en(1) the spectrum value ((10) the selected to entire frequency of which enable signal en(10) is assented in the HIGH level, I.a., only the spectrum value ((10) thus selected is entered and added in the total sum operation unit 118. Then, there is operated a cost function of the totalburing equation (9):

Ħ

\$

 $Cl = \sum_{k=1}^{10} \binom{l(kq)}{k} \cdot \sum_{l=0}^{10} \binom{lb(1)}{l}$ 

Per sampling clock stryct, the total sum operation until 11S supplies a cost function Cf as the botal sum operation until output 11s0 but between the Neth sith register 11SPs are operated at the sampling clock stryct. The total sum operation unit output 11s0 is delayed by a pariod of TC time stors in the Nr. Chi shift register to the store in the Nr. Chi shift register 11SPs, and the arithmetic operation unit output 11s0 is delayed by a period of one time stor in the Nr. Chi shift register 11SPs. In the arithmetic operation unit 11AL, the botal sum operation unit output 11se is subjected to addition with respect to the Neit shift register output 11sto. Per time point if (i = 1, 2, ...k) in at of time stor, a cost function eccurrisated value of orgister output 11sto. Per time point if (i = 1, 2, ...k) in at of time stor, a cost function eccurrisated value of orgister output 11sto. Per time point if (i = 1, 2, ...k) in at of time stor, a cost function eccurrisated value (0) for time constant TC is calculated and supplied as the arithmetic operation unit output 11sto. In the minimum value detection unit 11MD, the Arigister output 11sto which is a simporary anoxidate of the minimum cost function eccurrisated value (0) for time constant TC is calculated and supplied as the arithmetic operation unit output 11sto. In the minimum value detection unit 11MD, the Arigister output 11sto is smaller, the first comparation output 11sto in the first comparation output 11sto at the time and the Neith shift register output 11sto at the time and the Neith shift register output 11sto is the first comparation accurring up the carry output 11sto is the first comparation output 11sto at the time accurring to the carry output 11sto at the time accurring to the carry output 11sto at the time accurring the carry output 11sto at the time time is the carry output 11sto to the time time is the carry output 11sto to the time to the carry output 11sto to the time tone to the time tone to the time to the time of the carry output 11sto to the

8

z

\$

EP 0 779 726 A2

the C register output 1 tros coincides with the count output 1 tous, is detected within a period of a subsequent time stot. When a coincidence is detected, the second comparator output dee is supplied as asserted in the HGH level. In the clock regeneration unit GR, the time stot for the second comparator output dee is stabilized, thereby to supply the syndricing bigger signal is:

Fig. 40 shows in detail an example of the arrangement of the clock regeneration untit CR in Fig. 39. Shown in Fig. 40 are a first comparator 12CP1, a bog. Notic counter 12CO, a class selector 12MP is escored comparator 12CP2, an upday of the counter 12CUD and in inverter 12IV. Hear, log. N is equal to 6. Also shown in Fig. 40 are the output deo of the secored comparator 11DE in the synarthronizing signal generation unit SCI in Fig. 39, a first comparator 12CP1 output 12Cp10, sampling dock smpc (of which frequency is equal to 1/At or 16 MHz), a log. N-bit counter 12CO output 12coo, or a class selector 12MP output 12/mo, an updown counter 12CUD output 12cod, an upper limit value 12CP2 at lower limit value 12CP2 detaction output 12cdt, as excord comparator 12CP2 detaction output 12cdt, the most significant bit (MSB) 12msb of the log. N-bit counter output 12coo and the syndhronizing brigges signals it.

respect to the time slot, is detected. More specifically, the first comparator output 12cp10 is supplied on the assumption that the phase is led while the counter output 12coo has a value from 000001 to 011111, and that the phase is delayed 12svu, 12svd, on the up/down counter output 12cudo integrated per time slot. When the up/down counter output 12cudo deviates from the upper or lower limit value, there are generated a detection output 12cdt and a phase output 000000, the data value 11111, and this data value 111111 is loaded on the logs N-bit counter 12CO, such that a 1-bit At this time, the most significant bit (MSB) 12msb of the counter becomes the synchronizing trigger signal st through is compared with a 6-bit data value 000000 such that the phase information of the synchronizing trigger signal st with while the counter output 12cco has a value from 100000 to 111111. In the up/down counter 12CUD, based on the first comparator output 12cp1c, counting-up is made when the phase is led, and counting-down is made when the phase is delayed. In the second comparator 12CP2, a threshold judgment is made, based on the upper and lower limit values 12apd for phase correction. More specifically, when the up/down counter output 12audo exceeds the upper limit value 12svu, the phase output 12cdp causes the data selector 12MP to select, at the timing of the counter output 12coo of lead correction is made on the phase. On the other hand, when the updown counter output 12cudo is below the lower limit value 12std, the phase output 12odp causes the data selector 12MP to select, at the timing of the counter output 12cco of 000000, the data value 000001, and this data value 000001 is loaded on the log<sub>2</sub> N-bit counter 12CO, such that a 1-bit tag correction is made on the phase. Each time phase correction is made, the up/down counter output 12cudo is reset by the detection output 12cdt. The operations above-mentioned are successively repeated such that in the log<sub>2</sub> N-bit counter 12CO in Fig. 40, counting-up from 000000 to 111111 is repeated per sampling clock smpc the inverter 12IV. In the first comparator 12CP1, the counter output 12cco at the timing where the input deo is asserted, 5 8 ĸ 8

the synchronizing brigger signal at its accurately in synchronism with the time slot.

Fig. 41 shows a finting chart illustrating the input/output relation in the clock repensation unit CR in Fig. 40. Even as though a litter it generated in the input dee, a stable synchronizing trigger signal at its acquired because of the integration reflect produced by the updown counter 12CUD. It is assumed that the synchronizing trigger signal at is asserted at its rising edges.

Fig. 43 shows, for 8 time slots (8 x 256 = 2048 points), the cost function accumulated vatues C(f) for time constant TC = 16 time slots in the synchronizing signal generation unit SC in Fig. 39 when Mis equal to 16 and N is equal to 256 to and when two channels shown in Fig. 42 are received. Fig. 45 is a view strillar to Fig. 43 at the time when two channels shown in Fig. 44 are received, in each of Figs. 43 and 45, no noise is being added.

In Fig. 43, there are obtained cost function accumulated values C(i) broad in dynamic range because the carrier frequencies in the reception channel 1 and the reception channel 2 do not overlap each other in the zone extending over excumulated broads. Fig. 42 such that the randomized property is high, in Fig. 45, however, there are only obtained function excumulated values C(i) narrow in dynamic range because the carrier frequencies in the reception channel 1 and the reception channel 2 overlap each other in the zone extending over two time slots in Fig. 44 such that the randomized property is low.

2

Fig. 47 shows, for 8 time elots (8 x 256 = 2048 points), cost function accumulated values C(f) for time constant TC is this settle in the synchronizing signal generation unit SC for Fig. 39 when M is equal to 16 and N is equal to 256 and when three channels shown in Fig. 48 are received. Fig. 48 is a view similar to Fig. 47 at the time when three channels in Fig. 48 are received. In each of Figs. 47 and 49, no noise is being added.

8

8

In Figs. 47 and 49 in which the number of reception channels is three, too, there are obtained the results of cost function accumulated values (Q) similar to those obtained when the number of reception channels is two. When the transmission date are enhanced in randomized properly, there are obtained cost function accumulated values C(Q) broad in dynamic range. This means that when frequency hopping is made using a Read-Solomon code or the like, cost function accumulated values C(Q) broad in dynamic range are obtained as an invittable consequence.

Fig. 51 shows, for 8 time stats (8 x 256 = 2048 points), cost function accumulated values C(i) for time constant TC = 1 time stat in the synchronizing signal generation unit SC in Fig. 39 when M is equal to 18 and N is equal to 258 and when one channel shown in Fig. 50 is received. Fig. 52 shows, for 8 time stats (8 x 256 = 2048 points), cost function

₫

accumulated values C(i) for time constant TC = 18 time slots in the synchronizing signal generation unit SC in Fig. 39 when M is equal to 16 and N is equal to 256 and when one channet shown in Fig. 50 is received. In each of Figs. 51 and 52, noise (S/N = 6dB) is being added

52, on the assumption that, under the environment where noise is present, frequency hopping is conducted using random transmission data having a series length of M, when the time constant TC is set to a value equal to the product of the number of carrier frequencies M and a positive integer, the generated cost function accumulated values C(i) are stabilized by sufficient averaging, thus stabilizing the synchronizing trigger signal st.

Fig. 53 shows an example of the arrangement of the digital communication apparatus according to the present invention, in which the oscillator SG in Fig. 28 is replaced with an oscillator SG2 variable in frequency and in which a frequency control unit FC is added. Shown in Fig. 53 is a frequency control signal too supplied from the frequency control unit FC to the escillator SQ2. Given to the frequency control unit FC are a threshold judgment unit output cto and a synchronizing trigger signal st.

9

In Fig. 53, the oscillator SG2 is formed of a PLL synthesizer. As far as the oscillator SG2 is highly stable in view of temperature and variable in frequency, high-speed pulling-imp-synchronism properties are not particularly required. If the oscillator SG2 is formed with the frequency fixed by frequency multiplication, there occurs an frequency error (1 ppm to 50 ppm) due to crystal frequency precision. This means that, when the frequency to of the oscillator SG2 is set to 2484 Mhz and the channel interval after down-conversion in frequency is set to 2 x  $\Delta t$  = 500 MHz, an error of 10 ppm will result in frequency error of about 25 kHz.

1

Fig. 54 shows, in the form of a logarithm, the levels of spurious responses that reception carrier frequency F(k) having frequency to gives to adjacent frequency bands. When the reception carrier frequency is down-converted in frequency with a frequency error of 25 kHz, a spurious response of about -25dB is generated in the adjacent carrier frequencies F(k-1) and F(k-4). According to the amangement in Fig. 53, based on the degree of difference in spectrum value, the PPL synthesizer forming the oscillator 9G2 is controlled in frequency using the frequency control signal foo generated by the frequency control unit FC. Thus, the oscillator frequencies to of a plurality of digital communication apparatus can be unitied. This fowers the influence of spurious responses to improve the carrier frequency detection 8

a mixer IMR, a kw-pass filter 1LFR, an automatic gain controller (AGC) 1AGC, an A/D converter 1AD, a discrete Fou-rier transform (DFT) operation unit 1DFT, a window control unit 1WC, a level judgment unit 1DT and reception data dr. Also shown in Fig. 55 are an antenna 1AT, an antenna switch 1SW, a first oscillator 1SGA for generating a reference Fig. 55 shows an example of the amangement of the digital communication apparatus according to the present invention. Shown at the transmitter T in Fig. 55 are transmission data dt, a trequency selection unit 18F, a digital direct synthesizer 1008, an in-phase-axis mixer 1MI, a quadrature-axis mixer 1MQ, a 90° phase shifter 1PS, an adder 1ADD and a power amplitier 1PA. Shown at the receiver R in Fig. 55 are a band-pass fitter 1BFR, a low noise amplitier 1LNA, oscillating signal having frequency (c\_a1, a second oscillator 1SGB for generating a reference oscillating signal having frequency to b1, a third oscillator 19GC for generating a reference oscillating signal having frequency to c1, a pseudorandom noise (PN) generator 1PN and a selector 1SL. 8 8

Fig. 5S is arranged such that when transmission data of are entered into the transmitter T, a transmission signal is supplied by the first dar of that when a reception signal is entered into the receiver R, all the received trequencies are supplied by time stort. The arrangement of the arrangement 1SW form a front and unit. The three oscillations 1SGA, piec por time stort, and the arrangement of the arrangeme lating frequency according to low-speed hopping of the desired sub-band, in the transmitter 1, the frequency selection unit 1SF determines the frequencies according to the transmission data dt. The digital direct synthesizer 1DDS generates, bassed on the frequencies thus determined, base band signals of two series for in-phase-axis components and In the digital communication apparatus in Fig. 55, there is used an MFSK mode or a code multiplicating MFSK mode using M carrier frequencies per sub-band. M being an Integer not less than 4. The digital communication apparatus in quadrature-axis components. A modulation unit composed of the in-phase-axis mixer 1MI, the quadrature-axis mixer 1MO, the 90° phase shifter 1PS and the adder 1ADD, orthogonally modulates local oscillating frequencies according to the two-series base band signals. The power amplifier 1PA executes a signal amplification such that the output of the modulation unit is supplied from the front end unit. In the receiver R, the band-pass filter 1BFR limits in band a reception signal entered from the front and unit. The low notee amplitier 1LNA amplities, by predetermined gain, the signal limited In band. A down-converter unit formed of the mixer 1MR converts in frequency an output of the low noise amplifier 1LNA to a low frequency band using the local oscillating frequencies. The low-pass fitter 1LFR takes out, from an output of the down-converter unit, a signal component for a 1/2 band width of the sub-band. The AGC amplifier 1AGC amplifies an output of the low-pass filter 1LFR up to the normalization level. The A/D converter 1AD converts an output of the AGC amplifier 1AGC into a digital value. In the DFT operation unit 1DFT, an output of the ArD converter 1AD is subjected to a discrete Fourier transform (DFT). In the window control unit 1WC, the DFT window is synchronously controlled based on an output of the DFT operation unit 1DFT. The level judgment unit 1DT supplies reception frequency data drobtained by judging in level the output of the DFT operation unit 1DFT. 8 23

The following description will discuss the operations of the respective units in the arrangement in Fig. 55 in which

9

Wis equal to 8 and three sub-bands are to be hopped at low speed.

In the frequency selection unit 1SF in the transmitter T, serial transmission data of are divided, for each period of one time slot T, into blocks each having log<sub>2</sub> M bits. In the digital direct synthesizer 1DDS, according to the signal from the window control unit 1WC, base band signals BI(R) and BQ(R) (k = 1, 2, ....., M) for in-phase axis and quadrature axis, are supplied, in synchronism with the time slot, for each block according to the following equations (9) to (12):

BI 
$$(k = odd \ rumber) = cos (2\pi \times \Delta t \times (2k - 1) \times t)$$

BQ 
$$(k = odd rumber) = sin (2n \times \Delta t \times (2k - 1) \times t)$$
 (10)

BI (k = even number) = cos (2π x Δf x (2k - 1) x t)

2

Ξ

in which Af means the frequency step width (Af = 1/7) and t means time. 2 The PN generator 1PN generates a pattern for hopping a sub-band at low speed, In the selector 1SL, there is fc\_a1, fc\_b1, fc\_c1. It is now supposed that the trequency fc is selected. The signal of frequency fc is multiplied by the base band signal Bl(k) in the mixer 1MI and also multiplied by the base band signal BQ(k) in the mixer 1MQ after the selected, based on the pattern thus generated, one of the frequencies of the three oscillators 1SQA, 1SGB, 1SGC, i.e., signal has passed through the 90° phase shifter 1PS. The respective products are added to each other in the adder IADD. Thus, an orthogonal modulation signal W is obtained according to the following equation (13): 8

$$W = B1 \times \sin(2\pi \times t \times x) \ BO \times \cos(2\pi \times t \times x)$$

$$= \sin(2\pi \times t(c + (-1)^{k-1} \times \Delta t \times (2k - 1)) \times t)$$
(13)

The frequency interval between fc\_a1 and fc\_b1 and the frequency interval between fc\_b1 and fc\_c1 are set to M x 4 x Δ1 such that the sub-bands do not overlap one another. The frequencies of the sub-bands are maintained as orthogonal. The orthogonal modulation signal W is amplified by the power amplifier 1PA and then supplied from the antenna 1AT through the antenna switch 1SW.

8

ĸ

digital communication apparatus in Fig. 55. A signal received from the antenna 14T, is entered into the receiver R through the antenna switch 15W. In the receiver R, the band-pass filter 18FR takes out the signal components in the destred band alone. The low noise amplifier 1LNA amplifies, by predetermined gain, the signal components thus taken. In the mixer 1MR, the output of the low noise amplifier 1LNA is down-converted to a base band frequency band using, out of the frequencies (fc\_a1, fc\_b1, fc\_c1) of the three oscillators 1SQA, 1SQB, 1SQC, the frequency which is syn-Fig. 58 shows the amangement of frequencies of the three sub-bands Sa1, Sb1, Sc1, at certain time, used in the 8

chronized with the low-spaed hopping pattern of the desired sub-band.
Fig. 57 shows the frequency arrangement obtained after the first sub-band Sa1 has been down-converted using the frequency (c\_a1, Fig. 58 shows the frequency arrangement obtained after the second sub-band Sb1 has been down-converted using the frequency (c\_b1 and Fig. 58 shows the frequency rangement obtained start the third sub-band Sb1 has been down-converted using the frequency (c\_c1. In each of Figs. 57 to 59, a broken line shows the frequency characteristics of the low-pass titler 1LFR, in each of Figs. 57 to 59, signal components not greater than the frequency to are turned back on the basis of the DC (0Hz) point, but are arranged in gaps between frequencies not less than fc with the orthogonal relationship maintained. After down-conversion, a 1/2 band width of the sub-band is taken out by the low-pass filter 1LFR, amplified up to a predetermined level by the AGC amplifier 1AGC and then converted operation unit 1DFT and the window control unit 1WC, the reception frequencies are determined by the level Judgment into a digital value by the A/D converter 1AD. After the digital signal level of frequency has been calculated by the DFT unit 1DT to obtain reception data dr. 8 ş

conducted with a plurality of sub-bands, frequencies in the sub-band around a specific frequency can be detected using a low sampling-rate discrete Fourier transform capable of processing a 1/2 band width of a sub-band. This can also be Thus, according to the arrangement in Fig. 55, even in the environment where simultaneous communications are applied to the case where the number of sub-bands is 2 or not less than 4. 8

Fig. 60 shows a modification of the arrangement in Fig. 55. In the arrangement in Fig. 60, there is used a reference oscillation unit composed of one oscillator 1SG, a phase locked loop circuit 1PLL and a PN generator 1PN. This arrangement achieves a low-speed hopping having an overlap of sub-bands. The operations of other units are the same as those in Fig. 55. More specifically, the digital communication apparatus in Fig. 60 is arranged to use an MFSK mode or a code multiplexing MFSK mode, using M consecutive carrier frequencies randomly selected per predetermined time interval L with Miset to an integer not less than 4. Here, the time interval L is a value equal to the product of a period of one time slot T (= 1/Δf) and a positive integer. 18

Fig. 61 shows the anangement of frequencies of two sub-bands Sa2, Sb2, at certain time, used in the digital communication apparatus in Fig. 60 in which M is equal to 8 and eight consecutive carrier frequencies are to be randomly asleded out of 16 carrier frequencies. The 16 carrier frequencies are orthogonally disposed at frequency intervals of 4 Fig. 62 shows the frequency arrangement obtained after the first sub-band Sa2 has been down-converted using the frequency fit, a2, and Fig. 63 shows the frequency arrangement obtained after the secord sub-band Sb2 has been down-converted using the frequency fc\_b2, in each of Figs. 62 to 63, a broken line shows the frequency characteristics of the low-pass filter LIFP. According to the arrangement in Fig. 60, even in the environment where simultaneous communications are conto ducted with a futually of abboards, frequencies in the sub-band around a desired frequency can be detacted using a low sampling-rate discrete Fourier transform capable of processing a 1/2 band width of a sub-band. This can also be applied to the case where the number of sub-bands is not less than it.

Fig. 64 shows a modification of the receiver R in Fig. 55 with M equal to 16, in Fig. 64, the reference oscillation until in Fig. 55 is replaced with a single oscillator TSCI. That is, the number of the auto-bands is equal to 1. In Fig. 64, three antennas 7AT1, 7AT2, 7AT3 are disposed as spatially expensited from one another such that the facing influences are independent from one another (without any correlation). The receiver R compvises diversity branches 7DB1, 7DB2, 7DB3, a selector 7SLL, a frequency detection unit 7PR having 16 processing units, a lovel judgment unit 7DT, a window control unit 7VC and a time 7TM. Also shown in Fig. 64 is a time slot synchronizing signal 7Mco. Each of the bries diversity branches 7DB1, 7DB2, 7DB3 correcter 1AD, These three diversity branches 7DB1, 7DB2, 7DB3 correcter 1AD. These three diversity branches 7DB1, 7DB2, 7DB3 correcter in frequency the signals received from three spatially esparated points to low frequency branch and experience base beand signals. Received from three spatially esparated points to low frequency branch and signals. Received from three spatially esparated points to low freguency branch and detail an example of the arrangement of one operation unit in Fig. 64. The operation unit 7PR(Q)

9

8

Fig. 65 shows in detail an example of the arrangement of one operation unit in Fig. 64. The operation unit 7PRI(x) in Fig. 65 compresses a costine-were memory 13CRM, a sine-were memory 13SRM, multipliers 13CMX, 13SMX, accuas mulators 13CAC, 13SAC, delay units 13CDL, 13SDL, latches 13CLT, 13SLT and an absolute value operation unit 13ABS. According to the operation unit 7PRI(x) having the arrangement above-mentioned, there are achieved both a correlation operation for the destred frequency out of the 16 frequencies and a signal intensity calculation using the result of the correlation operation. That is, there are accumulated complex correlation values for one time sixt between the base band signal after AD conversion from the selector 7SLD and the cosine and sine waves of the desired freso quency. Based on the accumulated 2-sequence components, the signal intensity is calculated by an operation of the absolute vurthers.

the base band signal after AD conversion from the selector 7SLD and the cosine and sine waves of the desired fresu quency. Based on the accumulated 2-sequence components, the signal intensity is calculated by an operation of the
absolute values of complex numbers.

Figs. 664, 668 and 66C show the frequencies received by the three diversity branches 7DB1, 7DB2, 7DB3 under
the furtherne of adding. The broken line in Fig. 664 shows the reception characteristics of the first diversity branch
7DB1, the broken line in Fig. 66B shows the reception characteristics of the second diversity branch 7DB2 and the brosix len line in Fig. 66C shows the reception characteristics of the second diversity branch 7DB2. The frequency detection units
7DB1, the broken line in Fig. 66B shows the reception characteristics of the first diversity branch 7DB2 and the brosix len eight frequencies cannot be received the to fading influence. Accordingly, through the selector 7SLD, the timer
7TM charages the assignment of a diversity branch to operation units in each of which no trequency has been detected
in a determined period of time. That is, the second diversity branch 7DB2 is assigned to the first to
40 units. In Fig. 68B but be skin to eighth requencies can be received by the second diversity branch 7DB2. In the first to
40 units in Fig. 68B but be skin to eighth requencies can be received by the second diversity branch 7DB2 and the single she third
diversity branch 7DB3 to the first to filling predation units after a subsequent predetermined period of time. This satisfies

As discussed in the foregoing, the arrangement in Fig. 64 enables frequencies to be received with no fading influ-45 ence exerted to each operation unit. When two or more diversity branches are disposed, similar effects can be produced. When the oscillator TSG is replaced with a reference oscillation unit in Fig. 55 or 60, similar effects can be proproduced even with a pluriality of sub-bands. When fading varies relatively at high speed, the switching period of time of the time TTM may be shortened.

the first to fifth frequencies to be received by the third diversity branch 7DB3 as shown in Fig. 66C.

Fig. 67 shows a digital communication apparatus to be used for a digital communication system in which a plurality of digital communication apparatus states a time sidt and in which a half-digital communication is made using an MFSK mode or a code multiplaning MFSK mode. This digital communication apparatus is characterized in that a regenerative synchronizing signal is generated for a synchronize control of the time slot by a feedback control, in the receptor mode, based on the detected phase error and by a feedback motival, in the transmission mode, based on the phase error stored immediately before the start of transmission mode, based on the phase error stored immediately before the start of transmission mode, bused on the operation unit obth; a window control unit 160FT, a window control unit 160FT as a unit 160FT, a window control unit 160FT, a window control unit 160FT as window control unit 160FT is united to control signal 16 for the mode control signal 16 for the post in the window control unit 160FT is the used for control signal 16 for the mode control signal 16 for the post for the window control unit 160FT in the used for controlling the digital direct synthesizer 10 EOR in the transmitter T and the DFT operation unit 160FT in the

## EP 0 779 726 A2

receiver R such that the synthesizer 100S and the unit 160FT are operated in synchrorism with the time slot.

Fig. 68 shows in detail an example of the arrangement of the window control unit 16WC in Fig. 67. Shown in Fig. 68 are a timing detection unit 17TML, a phase error memory unit 17PEM, a timer 17TM, a phase error memory unit 17PEM at time slot edge information 17edg.

When the mode cortrol signal 18rd is negated, the tirring detection unit 17TMD takes out, from the DFT operation unit actual 1867b, the time step obge information 1764b, which undergoes are momentary dampie (presenting aliah). The phase error between the current regenerative synchronizing signal 16rsc and the tirring detection unit output 1746b, in the phase error between the current regenerative synchronizing signal 16rsc and the tirring detection unit output 1746b, in the phase error memory unit 17PEM, the phase error thus detected is stored as rewritten at predetermined time intervals. The timer 17TM controls the phase error correction unit or 17PEC such that the regenerative synchronizing signal 16rsc is feedbacked to the phase error detection unit 17PED at predetermined time intervals on the basis of an output of the crystal oscillator 17CSG.

Fig. 89 shows the timing chart of the operations of the window control unit 16WC when the mode control signal 16md is asserted from the LOW level to the HIGH level, the timer 17TM controls the phase error detection unit 17PE but that there is calculated the lates offset phase error detection unit 17PE but that there is calculated the lates offset phase error detection unit 17PE but that there is calculated the lates offset phase error than parecelermined period of time 1s after the phase error has been corrected. The phase error in the phase error memory unit 17PEM, and then held in a unrewritable manner. In the transmission mode, the time 17TM causes the phase error correction unit 17PEC to teadforward-control, per period of time 15s, the correction of the correction of the control signal 16md is negated and the digital communication appearable is returned to the reception mode, the appearable is returned to the feedback-control of the

As discussed in the knegoing, according to the arrangement in Fig. 67, it is possible to maintain a network synchronization at the time when there is made, using the common antenna, a code division multiple access (CDMA) as done in an FH-MFSK mode in the same frequency band.

Fig. 70 shows an example of the arrangement of the digital communication apparatus according to the present is invention. In Fig. 70, the transmitter T comprises a coding unit SS0, a convolutional coder SS0, an interleaver SS2, an FH coder SS3, a switching unit SS4 and an Marcy independent signal transmission unit SS3. The accelver R in Fig. 70 comprises a decoding unit R00, an Mary independent signal reception unit R01, an operational mode control unit R03, an operational mode control unit R02, an experiment R02, an exintring unit R04, an equivity decoder R03, a cleintenfeaver R03 a cleintenfeaver R03 as exintring unit R04, an equivity decoder R03, a cleintenfeaver R03 as convolutional coder S03. In the transmitter T, the convolutional coder S01 supplies, to the interleaver S02, a convolutional code sequence

In the transmitter T, the connolutional coder S01 supplies, to the interleaver S02, a connoclutional code sequence as ecocuting to an entraced information sequence. The connoclutional coder S01 and the interleaver S02 gives, to the input information sequence, innulnerability to mandom errors and burst errors. An interleave sequence supplied by the finds it leaves S02 is given to the FH coder S03 and the switching unit S04. The FH coder S03 causes the interleave sequence to be coded using a multiplearing code such that one word is extended to L words. Here, it is noted that M is an integer to be coded using a multiplearing code such that one word is extended to L words. Here, it is noted that M is an integer to be coded using a multiplearing code such that one word is extended to L words. Here, it is noted that M is an integer to be coded using an integer on greater than M. An FH words exquence supplied by the FH code sequence when the switching unit S04 selects, as a transmission sequence, the FH code sequence when the interleave sequence when the switching signal instructs otherwise. The M-ary independent signal transmission unit S05 supplies, per time stot, a transmission signal containing, out of multially independent Mirequency components, one the quency component corresponding to the transmission sequence (M-ary sequence) supplied from the switching unit S05.

In the receiver R, the M-ary independent signal reception unit R01 supplies, as a threshold judgment pattern, the restitia obtained by conducting a threshold judgment on the intensity values of the M trequency components of the reception eighed. The threshold judgment pattern is given to the intensity values of the M trequency components of the reception eighed. The threshold judgment pattern is given to the operational mode control unit R02 plages the multiplicity based on the breshold judgment pattern and the switching signal for instructing to execute her FH coding/decoding when the multiplicity is not lies sten 2, and a switching signal for instructing to execute the FH coding/decoding when the multiplicity is not lies sten 2, and a switching signal for instructing unit R04 selects the FH decoding pattern. The switching unit R04 selects the FH decoding pattern when the switching signal instructs not of to execute the FH decoding pattern. The switching unit R04 selects the FH decoding pattern when the switching selected by the switching the selecting the selected by the switching signal instructs not selected by the switching than R04, and determines one word out of M different cardictate words, which is then supplied as a majority decoding sequence. The determines one word out of M different cardictate words, which is then supplied as a majority decoding sequence. The detinteleave R05 supplies, as a nitrormation sequence, the result of interleave released of the majority decoding sequence. The Vietrol decoder R07 supplies, as an information sequence, the result of error correction of the definition.

Fig. 71 shows in detail an example of the arrangement of the convolutional coder S01 in Fig. 70 in which the coding rate is set to 1/2 and the constraint length is set to 7. In Fig. 71, there are disposed delay units S001 to S008 and adders S007 to S014 for calculating an exclusive OR. The convolutional coder S01 codes a given information sequence by convoluting, using the adders S007 to S014, past information sequences stored in the delay units S001 to S008, and then supplies the coder soft as convolution, using the adders S007 to S014, past information sequences stored in the delay units S001 to S008, and then supplies the coder soft as convolutional code sequence.

Fig. 72A and Fig. 72B respectively show in detail examples of the arrangements of the interleaver SO2 and the definitioned by To Shown in Fig. 72 are setal-to-parallel converters S11 to S2, parallel-th-serial converters S12 mile and to the serial-th-serial converters S14. Rid having a length of S2 this notion that B is a positive integer. In the interleaver S2, a convolutional cole sequence, entired in 2-bit parallel is converted, by the serial-to-parallel converters S11. S12, into a 4-bit parallel sequence, entire passes through the stiff registers S13, S13 respectively haring different lengths. This causes the respective bits to be arranged as dispersed in a time direction, thus forming an interleave sequence. In the deinterleaver S04, a given majority decoding sequence in a time direction, thus forming an interleave sequence. In the interleaver S02 such that the respective bits dispersed in the time direction are converted into serial class by the parallel-th-serial converters S11, R2, thus forming a 2-bit parallel definited save are converted into serial class by the parallel-th-serial converters S11, R2, thus forming a 2-bit parallel definited save sequence. The value of B is greater, the invulnembility to burst sorre is stronger.

Fig. 73A and Fig. 73B respectively show in detail examples of the arrangements of the FH coder S03 and the FH decoder S03 and the FH decoder S03 in multiplexing code generators FF1, inchio M, a subtracter FF1 inchio M, multiplexing code generators SF2, FF2 and a majority topic judgment unit FF3. In the FH coder S03 in Fig. 73A, the acider SF1 executes addition mobile M on the interfere sequence and the multiplexing code supplied from the multiplexing code generator SF2, and the addition result is supplied as the FH code sequence. This causes one word of the interleave sequence to SF2, and the addition result is supplied as the FH code sequence. This causes one word of the interleave sequence to SF2, and the addition result is supplied as the FH code sequence. This causes one word of the interleave sequence of sea addition result is the subtracts for the subtracts (inversely spreads) the multiplexing code supplied from the multiplexing code generator RF2, from each of the level values of the threshold judgment pattern, and supplies the subtraction unit SF3 judges the level value containing the most numerous time elements as a proper level value, and then supplies the judgment result as the FH decoding pattern.

Figs. 74A, 74B, 74C respectively show examples of the interfeave sequence matrix, multiplasting code matrix and racd sequence matrix in the FH code soll in Fig. 73A, Figs. 75C, 75B respectively show examples of the threshold judgment matrix match. The profit of the first of the subtracter FH: In Figs. 74 decoder R03 in Fig. 73B. The judgment matrix in the FH decoder R03 in Fig. 73B. The judgment matrix in the FH decoder R03 in Fig. 73B. The judgment matrix in the FH decoder R03 in Fig. 73B. The judgment matrix in FH decoder R03 in Fig. 73B. The judgment matrix in Fig. 74B and 75, crosses show the level values per word of each sequence when M is equal to 16 and L is equal to 8, and circles show the level values of a mudsine sequence resulting from other uses in the FH decoder R03. The threshold judgment matrix in Fig. 75A contains both the level values of the desired sequence (crosses) and the level values of the undesired sequence is be annoted to be annoted to the undesired sequence as shown in Fig. 75C. In the threshold judgment pattern, however, a level matrix in Fig. 75C. Accordingly, there is obtained, by the majority logic judgment unit R73, the FH decoding pattern containing only the desired sequence as shown in Fig. 75C. In the threshold judgment pattern, however, a level as enrones on where an error is exacted to majority judgment is enroned to where a new containing the majority judgment is enroned or where a majority judgment is an error takes place, the Vitarial decoder R07 in Fig. 70 executes an error contains the majority judgment is made on each bit by the majority decoder R05 in Fig. 40 most numerous elements are supplied and a majority judgment is made on each bit by the majority decoder R05 in Fig.

Figs. 76A and 76B respectively show in detail examples (M = 16) of the arrangements of the M-ary independent signal transmission unit SOs and the M-ary independent signal transmission unit SOs and the M-ary independent signal reception unit RO1 in 6.7 70. Shown in Figs. 76A and 76B are a tone ganerate 78M1 an up-convertor SM2, band pass filters RM01 to RM16 respectively having center the quencies it to 116, intensity detectors RM17 to RM22, band pass filters RM01 to RM16 respectively having center the pendent signal rependent signal rependent signal rependent signal rependent signal rependent regimal rependent signal rependent regimal pass and the M-ary independent signal rependent regimal representation on a teception signal. In the M-ary independent signal rependent signal in the M-ary independent signal reception unit R01, the band pass filters RM01 to RM16 take as the supplication or a technical signal signal intensities of the frequency components. The threshold judgment units RM33 to RM48 make a threshold judgment pattern is set to 1 when the signal intensities and supply the results as a 2 <sup>16</sup>-ary threshold judgment pattern. The vabue of each of the bits of the breshold judgment pattern contains the desired sequence transmitted from the desired user and an undesired sequence bransmitted from other user.

Fig. 77 shows in detail an example of the arrangement of the operational mode control unit RD2 in Fig. 70. Shown in Fig. 77 are a matiticity judgment logic RW1, a shift register RW2, an adder RW3 and a changeover judgment unit RW4. The operational mode control unit R02 in Fig. 77 makes a judgment based on the threshold judgment pattern

23

## EP 0 779 726 A2

whether the multiplicity is singular or plural, and supplies a binary switching eignal to be entered into the two switching has multiplicity by the property of the property o

Fig. 78 shows in detail an example of the amangement (M = 16) of the majority decoder RDS in Fig. 70. Shown in Fig. 78 shows in detail an example of the amangement (M = 16) of the majority decoder RDS to RDS and comparations RDS to RDS (C12, each of x and y refers to a 4-bit (batal 8-bit) comparator input, and each z refers to a 1-bit comparator output. In Fig. 78, each of the numerals put to the 18 lines. Authority form the switching unit RO4 represents, in a thirary notision, the word value of an the corresponding line. In an ideal environment, a detection value of 11\* indicative of a reception word appears only on one line out of the 18 lines. Authority, however, the detection value of 11\* indicative of a reception word appears only on one line out of the 18 lines. Authority, however, the detection value of 11\* indicative of a reception word appears only on one line out of the 18 lines. Authority, however, the detection value of 11\* indicative of a reception word appears only on one line out of the laming weight in an author of appearances of value 11\* in the 8-bit parallel sequence) is calculated. The calculated Hamming weight has a value of any of 0 to 8, and responses the probability that each of the bit forming one word is equal to 0 of 1. More speciality, each of the four incorparators RDS9 to RC12 judges which input is agreed in the 0 of 1. More speciality of each of the bits forming one word being equal to 0. It showers, a calculated the probability is which it is even an under word being equal to 18, and are also and 18 life to 18 of 19 provision is made each that 2 is equal to 19. However, a bit which is even an under equal to 18 and are also that 2 is equal to 19. However, as it what it is even an under equal to 18 and a security and 18 is an under equal to 18 and a security at 0 expending is each of 18 provision is made each that 2 is equal to 18. However, as it with the standard and a security of the proparting is equal to 18 appearing is equal to 18 appearing is an expensive and the probability

equal to the probability of 1 appearing), 2 may be equal to 0 with the same performance provided.

The broagoing has discussed in detail examines of the examplement of the respective compounts of the digital communication appearate in Fig. 70. According to the atrangement in Fig. 70, when the communitation of the S01 and the interleaver S02 are used as combined with each other in the transmitter 1, transmission data are randomized, thus producing a transmission eighan baving an even integuency distribution, in the receiver R. the majority decoder R03 makes a majority judgment on each of the etail forming a word, thereby to determine the maximum lifetion of word. This rodoes enrors which result from an undeterminable bit. It is noted that the values of Mand Lere not limited to the example se show-ementioned (M = 16, L = 8). Further, the coding rate and the constraint length in the convolutional coder S01 are not limited to the values of the values of the values of the subracter RF1 may be replaced with a circuit or calculating an exclusive OR per bit. In such a case, the edder and the subracter RF1 may be same directli arrangement.

Fig. 79 shows a modification of the arrangement in Fig. 70. In Fig. 79, a burst signal component removal circuit R08 is disposed downstream of the Mary independent signal reception unit R01.

Fig. 80 shows in detail an example of the arrangement of the burst signal component removal circuit R08 (M = 16). Shown in Fig. 80 are a burst delection circuit RB01, a burst removal circuit RB22, 16 bits Bit to Bits forming a threshold judgment pattern and 16 bits BO1 to BO16 forming a burst removal pattern. The threshold judgment pattern BI1 to BI16 corresponds by 16 cannier requencies. Each bit presents a value of '1' when the corresponding carrier frequency is not received. The burst detacling carrier frequency is rot received. The burst detaclion circuit RB01 so judges whether or not a value of '1' appears in the form of a burst for the hirshold judgment pattern bits BI1 to BI16, and supplies the results as a burst judged as a burst, and the hirshold judgment pattern, the bit judged as a burst, are a kalse detection bit resulting from a single carrier jamming ware, and then changes the value of such a bit to '0' for invalidating the same. As an exception, however, when all the bits or the bits not judged as bursts are equal to 0, the bits are not invalidated and the threshold judgment pattern BI1 to BI16 is used, as it is as a burst removed pattern BO1 to BO18.

Fig. 81 shows in detail an example of the arrangement of each of the 16 burst detection units forming the burst detection citize. IRBO in Fig. 81 each sold set to 80. Shown in the burst detection with IRBO (14) In Fig. 81 each set shift negister IRBOs, and adder IRBOs, a burst judgment unit IRBOs, each bit 80 of the horse/hold judgment pattern and each bit 1 of the burst judgment pattern. The shift register IRBOs successively delays the bits 81 forming the threshold judgment pattern and supplies, to

lates the Hamming weight of the p-bit parallel sequence. The burst judgment unit RB05 judges which is larger, the result of the adder RB04 or an integer q. Thus, the burst properties of the value "1" are judged. Here, q is an integer not less than 0 and not greater than p. More specifically, i is equal to 1 when the adder output is larger than q, and i is equal to the adder RB04, the results as a p-bit parallel sequence. Here, p is an integer not less than 2. The adder RB04 calcu-0 when the adder output is not greater than q.

16 bits J1 to J16 forming the burst judgment pattem, 16 bits BO1 to BO16 forming the burst removal pattern, 16 bits NB1 to NB16 forming a non-burst detection signal and a burst bit invalidating signal DEL. Fig. 82 shows in detail an example of the arrangement of the burst removal circuit RB02 in Fig. 80. Shown in Fig. 82 are burst removal logic units RB06, an OR circuit RB07, 16 bits B11 to B116 forming the threshold bulgment pattern,

Fig. 83 shows in detail an example of the arrangement of each of the 16 burst removal logic units RB06. Shown in Fig. 83 are inverter circuits RB11, RB12, AND circuits RB13, B14, RB15, each bit B1 of the threshold judgment pattern, each bit J of the burst judgment pattern, the burst bit invalidating signal DEL, each bit BO of the burst removal pattern and each bit NB of the non-burst detection signal.

2

each burst removal logic unit RB06 as the burst bit invalidating signal DEL. More specifically, the burst bit invalidating signal DEL instructs to each burst removal logic unit RB06 that, when at least one of the values of the non-burst detec-J is equal to 1. Then, the logical OR of the 16 bits NB1 to NB16 forming the non-burst detection signal, is supplied to tion signal bits NB1 to NB16 is equal to 1, the burst bit is invalidated. Each burst removal logic unit RB06 causes BO to Each burst removal togic unit RB06 in Fig. 82 generates a non-burst detection signal NB based on the threshold judgment pattern BI and the burst judgment pattern J. NB is equal to BI when J is equal to 0, and NB is equal to 0 when 9 8

be equal to 0 when DEL is equal to 1 and J is equal to 1, and causes BO to be equal to BI otherwise.

Thus, according to the arrangement in Fig. 79, the burst signal component removal circuit R08 removes consecutive constant signal components, thus lowering the influence of a jamming wave in a specific frequency band.

Fig. 84 shows a further modification of the arrangement in Fig. 70. In the decoding unit R00 in Fig. 84, a puncture signal generator R09 is disposed downstream of the switching unit R04, a deinterleaver R10 is disposed downstream ĸ

of the puncture signal generator R09, and a Viterbi decoder R11 is arranged to process a puncture signal input.

Fig. 85 shows in detail an example of the arrangement of the puncture signal generator R09 (M = 15). Shown in Fig. 85 are edders R001 to R008 and comparators R013 to R016, each of x and tors RC13 to RC16 form a 4-bit puncture signal. That is, the puncture signal generator R09 is arranged to display an undeterminable bit. More specifically, when a certain bit of a puncture signal is equal to 1, the corresponding bit of an y refers to a 4-bit comparator input, and each eq refers to a 1-bit comparator output. Except for the operations of the comparators RC13 to RC15, the puncture signal generator R09 is the same as the majority decoder R05 shown in Fig. 78. Each of the tour comparators RC13 to RC16 compares the inputs from the two corresponding adders with each other, and supplies 0 as eq when x is not equal to y, and 1 as eq when x is equal to y. The outputs of the four companaoutput of the majority decoder R05 is an undeterminable bit. 8

As shown in Fig. 84, to maintain the corresponding relationship with the sequence obtained by the majority decoder ROS, the puncture signal is processed by the deintenleaver R10 having the inside amangement identical with that of the ignated by the delinterleave-puncture signal is handled as an erasure bit, the Viterbi decoder R11 executes a Viterbi decoding on the sequence supplied from the deinterleaver ROS. Thus, when it is difficult to judge whether an output bit of the majority decoder R05 is "O" or "1", such an output bit is handled as erasure without any judgment forcibly made thereon. Thus, a more accurate error correction can be made. Since the Viterbi decoding of a punctured code is an deinterleaver R06, and is then entered into the Viterbi decoder R11 as a deinterleave-puncture signal. While a bit desalready established technique, the detailed description thereof is here omitted. R \$

puncture signal generator R09, is regarded as an erasure bit in the Viterbi decoder R11, enabling an error correction to Thus, according to the arrangement in Fig. 84, the undeterminable bit designated by the puncture signal from the be made more efficiently.

ş

Fig. 86 shows a further modification of the arrangement in Fig. 70. In the decoder R00 in Fig. 86, a multi-level decoder R12, a multi-level deinterleaver R13 and a soft decision Viterbi decoder R14 are disposed downstream of the switching unit R04 Fig. 87 shows in detail an example of the arrangement of the multi-level decoder R12 (M = 16). Shown in Fig. 87 are adders RC01 to RC08 and comparators RC17 to RC20, each of x and y refers to a 4-bit comparator input, and each mz reters to a 3-bit comparator output. Except for the operations of the comparators RC17 to RC20, the multi-level decoder R12 is the same as the majority decoder R05 shown in Fig. 78. Each of the four comparators RC17 to RC20 executes an operation of the following equation (14): 8

8

bit 3-level decoding sequence. As compared with a binary judgement made in each of the comparators of the majority decoder R02 in Fig. 87 makes an octal decision (soft The outputs of the four comparators RC17 to RC20 form a multi-level decoding sequence, more specifically, a 12-

Accordingly, the possibility of a decoding bit being equal to "O" or "1", is displayed more finely. As the value of mz is larger, the possibility of a decoding bit being equal to "1" is greater, and as the value of mz is smaller, the possibility of the decoding bit being equal to "0" is greater.

deinterleave sequence. This soft decision Viterbi decoder R14 has an error-correcting capability higher than that of the sion Viterbi decoder R14. The soft decision Viterbl decoder R14 executes a soft decision decoding of the 3-level Viterbi decoder R07 in Fig. 70. Since the soft decision Viterbi decoding is a known technique, the detailed description leaver R06 in Fig. 72B. This multi-level delintenteaver R13 supplies a 6-bit 3-level delintenteave sequence to the soft deci deinterteaver R13 is formed of three deinterteavers each having the same inside anangement as that of the deinter As shown in Fig. 86, a 3-level decoding sequence is supplied to the multi-level deinterleaver thereof is here omitted. 2

Thus, according to the arrangement in Fig. 86, a soft decision Vitarbi decoding is executed on that sequence from the multi-level decoder R12, on which a soft decision has been made in multiple levels, thus achieving a more efficient error correction. It is noted that the number of soft decision levels in the multi-level decoder R12 is not limited to the numeral in the above-mentioned example, or 3.

generating different pseudorandom noise (PN) sequences PN1 to PN16, and a switch SP17. The switch SP17 selects, out of the PN sequences generated by the PN+ sequence generators SP1 to SP16, a sequence corresponding to the value of a transmission sequence, and supplies the sequence thus selected as a transmission signal. The M-ary independent signal reception unit R01 in Fig. 88B comprises PN-sequence generators RP1 to RP16 for respectively generators. erating different PN sequences PN1 to PN16 and correlation units RP17 to RP32. Each of the correlation units RP17 to RP32 calculates the correlation value between the received signal and the corresponding PN sequence out of the 16 PN-sequences PN1 to PN16, and supplies "1" when the correlation value thus calcutated exceeds a predetermined threshold value, and "0" when the correlation value does not exceed the predetermined threshold value. The threshold Figs. 88A and 88B respectively show modifications of the arrangements in Figs. 76A and 76B (M = 16). The M-ary independent signal transmission unit 805 in Fig. 88A comprises PN-sequence generators SP1 to SP16 for respectively value is so set as to be smaller than the self-correlation value of the corresponding PN-sequence and larger than the mutual correlation value with respect to each of other PN sequences. 5 8 Ŋ

According to the arrangements in Figs. 89A and 88B, a coder and a decoder each of the direct spread (DS) type can be achieved. As the correlation units RP17 to RP22, SAW convolvers may be used.

Fig. 89 shows a further modification of the arrangement in Fig. 70. In Fig. 89, the two switching units SOA, RO4 in Fig. 70 are omitted. Shown in Fig. 89 are an FH coder SO6, an operational mode control unit R15 and an FH decoder. R16. These circuit blocks are different in inside an angement and operation from the corresponding circuit blocks \$303. SQC R031 inFig. 70. A switching signal from the operational mode comfort unit R15 is supplied to the FH cooker \$306 and the FH decoder R16. Other arrangements are the same as those in Fig. 70.

Figs. 90A and 908 show in detail the arrangements of the FH coder \$506 and the FH decoder R16 in Fig. 89. Shown 8

in Figs. 90A and 90B are an adder SF1 modulo M, a subtracter RF1 modulo M, code-length variable multiplexing code generators SF3, RF4 and a majority logic judgment unit RF3. Unlike in the FH coder S03 and the FH decoder R03 in Figs. 73A and 73B, the multiplexing code generators SF3, RF4 are arranged such that the length L of a multiplexing code is variable according to a switching signal. ş

modes is 4. The operational mode control unit R15 in Fig. 91 calculates the multiplicity based on a threshold judgment pattern and supplies a switching signal (quaternary value) for switching the operational mode of each of the FH coder S06 and the FH decoder R16 to the operational mode corresponding to the multiplicity. An output of the multiplicity judg-Shown in Fig. 91 are a multiplicity judgment logic RW11, delay units RW12 to RW23, adders RW24 to RW27 and a maximum value judgment logic RW28. It is now supposed that the largest multiplicity is 4 and the number of operational Fig. 91 shows in detail an example of the arrangement of the operational mode control unit R15 in Fig. 89 (M = 16) ment logic RW11 has four bits yo to y3. \$ \$

Fig. 92 shows the relationships between the input and output of the multiplicity judgment logic RW11. First, the multiplicity judgment logic RW11. First, the multiplicity ludgment logic RW1 and calculates, out of the 16 bits forming the threshold judgment pattern, the number of bits represented by 11 and then judges the multiplicity based on the bit number. In Fig. 92, only one bit out of the four output but bits yot to y3 is always represented by 11. That is, the multiplicity judgment logic RW11 shows the multiplicity based RW27. The adders RW24 to RW27 calculate the Hamming weights of the inputs, and display the number of times of judgment made on each of the four different multiplicity values. The maximum value judgment logic RW28 selects the on the output bits represented by '1'. However, there are instances where the multiplicity thus shown is not accurate under the influence of notes or a spurious response. Such an error often appears in the form of subtle variations. To remove such variations to enhance the reliability of operational mode control, the operational mode control unit R15 in Fig. 91 is arranged to select the multiplicity which has been judged at the most rumerous frequency in a predetermined together with the past bits already entered into the dalay units RW12 to RW23, to the corresponding adders RW24 to period of time. In this connection, the 4 output bits y0 to y3 of the multiplicity judgment logic RW11 are supplied, multiplicity which has been judged at the most numerous frequency, and then supplies a switching signal of the operational mode corresponding to the multiplicity thus selected. 8 8

has been judged at the most rumerous frequency, and then supplies a switching signal corresponding to the muttiplicity thus selected. This towers the occurrence of errors about the operational mode, thereby to achleve a highly reliable operational mode control. Further, the operational mode can be switched finely according to multiplicity, thus making a more efficient data transmission. The largest multiplicity is selected from integers which are not less than 2 and not greater than M. The number of operational modes is selected from integers which are not less than 2 and not greater than the largest multiplicity. Each of the adder SF1 and the subtracter RF1 may be replaced with a circuit for calculating an exclusive OR per bit, in this case, the adder and the subtracter are the same in circuit arrangement. Thus, according to the arrangement in Fig. 89, the operational mode control unit R15 selects the multiplicity which

Fig. 93 shows the arrangement of an asynchronous digital communication system of the FH-MFSK mode of prior art. Shown in Fig. 93 are a transmitter 20, a receiver 21, a transmission data input terminal 10, a frequency hopping coder) 11 generates hopping codes, based on which the frequency synthesizer 12 hops carrier frequencies. The FH code generator 11 utilizes a Reed-Solomon code. The following shows one set of Reed-Solomon code vectors having (FH) code generator 11 and a frequency synthesizer 12. According to transmission data, the FH code generator (FH three chips based on a 4-element Galois fleid: 5

(2,2,2), (3,0,1), (0,1,3), (1,3,0) (3,3,3), (2,1,0), (1,0,2), (0,2,1) (0,0,0), (1,2,3), (2,3,1), (3,1,2) (1,1,1). (0,3,2), (3,2,0), (2,0,3)

Here, the vector components show the Nos. of carrier frequencies disposed on a frequency band. The number of 8

the components forming each vector represents the number of chips for one hopping cycle.

Generally, when one of the primitive elements of a Q-element Qabbis field is defined as α, the spread code vector Λα of L components is defined by the following equation (15):

$$^{A}\alpha = \{1, \alpha, \alpha^{2}, ... \alpha^{k-1}\}$$
 (15)

wherein L means the number of chips per hopping cycle and L is smaller than Q. When the user identification No. is defined as i, the data value is defined as x and a unit vector of L components is defined as x = (1, 1, ..., 1), a hopping code vector  $Y_j(x)$  composed of L components is calculated by the following equation (16):

ĸ

8

The user identification No. I, the data value x and the components of the hopping code vector Yy(x) are elements of the Q-element Galois field. The operation represented by the equation (16) is an operation on the Q-element Galois field. When Q is equal to 4(= 2<sup>3</sup>) and L is equal to 3, the equation (16) is modified as shown in the following equation

$$^{4}y_{1}(x) = x \cdot (1,2,3) + i \cdot (1,1,1)$$
 (17)

Figs. 94A and 94B respectively show the definitions of Galois addition and Gatois multiplication used in the FH code generator 11 in Fig. 89. For example, the hopping code vector  $\gamma_2(1)$  at the time when a user having an identification No. i = 2 transmits a data value x = 1, is calculated as shown in the following equation (18): \$

$$\gamma_{Y_2}(1) = 1 \cdot (1.2.3) + 2 \cdot (1.1.1)$$

$$= (12.3) + (2.2.2)$$

$$= (3.0.1)$$

Fig. 95 is a table showing hopping code vector values calculated in the manner above-mentioned. Here, the data value x is equal to 0, 1, 2, or 3. That is, when the number of values that the data can present, its defined as M, M is equal to 4 (a 2 $^{\circ}$ ) and the relationship between M and the number Q of the elements of the Galois field, is as follows: 8

One set of hopping code vector shown in Fig. 95 is identical with one set of a Reed-Solomon code vector having three chips based on the 4-element Galcis lield mentioned earlier, and has an excellent feature that mutual interference among users is vary small in an asynchronous code multiple communication system. As shown in Fig. 95, however, the hopping code vector at the time when the user having an identification No. i • 0 transmits a data value x = 0, has three components each having the same value. The hopping code vector at the time when other user transmits a data value x = 0, also has three components each having the same value. This is a phenomenon taken place not only in the case 8

2

where Q is equal to 4, but also in each case where the equation (16) is adopted. In this system, therefore, when a data value x = 0, a signal having predetermined carrier frequencies is transmitted. Thus, this system is susceptible to an influence of frequency-selective fading. Figs. 96A and 96B respectively show time/frequency matrices in the transmitter 20 and the receiver 21 in Fig. 93 under the influence of frequency-selective fading. It is now supposed that a strong fading occurs at frequency fd. Circles show predetermined carrier frequencies of a transmission signal, while crosses show carrier frequencies for which a miss detection has occurred due to fading. As shown in Fig. 96, there are instances where a miss detection occurs in all the carrier frequencies at the worst case.

To lower such an influence of frequency-selective fading, the present invention is arranged such that a Q-element Galois field (Q is larger than the number M of values that a data can present) is adopted, that a data value x is previously converted into a non-zero code w and that a hopping code vector Ay is calculated based on the code W, thus enhancing the randomized property of frequency hopping codes. 2

The following description will discuss an example where M is equal to 4 (=  $2^{2}$ ). Q is equal to 5 and L is equal to 3. Using a 1:1 function t, the data value x (0  $\leq$  x  $\leq$  3) is converted into a non-zero code w (1  $\leq$  w  $\leq$  4). As an example of such a function, a function t<sub>0</sub> is defined using the following equation (19):

$$f_0(x) = x + 1$$
 (19)

Using the data value x, the code w is expressed as shown in the following equation (20):

8

$$=f_0(x)$$
 (20)

Then, the data value x in the equation (16) is replaced with the code w in the equation (20). Then, the following equation (21) is obtained:

Since ^a is equal to (1, 2 1, 2) and ^e is equal to (1,1,1), the equation (21) is modified to the following equation (22):

$$\gamma_1(\mathbf{w}) = \mathbf{w} \cdot (1, 2^{-1}, 2^{2}) + 1 \cdot (1, 1, 1)$$

$$= \mathbf{w} \cdot (12.4) + 1 \cdot (1, 1, 1)$$

$$= \mathbf{w} \cdot (12.4) + 1 \cdot (1, 1, 1)$$

When the equation (22) is rewritten using the data value x, the following equation (23) is obtained:

ŋ

8

9

\$

$$^{4}y_{1}(x) = t_{0}(x) \cdot (1,2,4) + i \cdot (1,1,1)$$
 (23)

Figs. 97A and 97B respectively show the definitions of Galois addition and Galois multiplication in the equations (22), (23). For example, the hopping code vector  $Y_{P_0}(1)$  at the time when a user having an identification No. I = 2 transmits a data value x = 1, is calculated as shown in the following equation (24):

$$\gamma_{\chi}(1) = f_0 \cdot (1) \cdot (1.2.4) + 2 \cdot (1,1,1)$$
= 2 · (12.4) + (2.2.2)
= (4,1.0)

Fig. 98 shows a list of hopping code vectors calculated in the manner above-mentioned. As shown in Fig. 98, a hopping code vector formed of three components each having the same value, is never generated when any user having any identification No. transmits any data value. This means that the randomized property of a frequency hopping code is enhanced.

Figs. 99A and 99B respectively show time/frequency matrices in a transmitter and a racelver when there is adopted a frequency hopping code enhanced in randomized property as above-mentioned. It is now supposed that a strong lading occurs at frequency to likewise in Figs. 96A and 96B. Since the carrier frequencies are dispersed, the number of carrier frequencies for which a miss defection occurs, is advantageously relatively small as shown in Fig. 99B. Fig. 100 shows an example of the arrangement of an FH code generator (FH coder) 400 in the digital communica-8

tion apparatus according to the present invention. The FH code generator 400 in Fig. 100 comprises a chip counter 40, a data converter 41, a spread code generator 42, a multiplier 43, an adder 44, a data value x input terminal 401, a user identification No. i Input terminal 402 and a hopping code y output terminal 403. It is now supposed that M is equal to 16 (= 24), Q is equal to 17 and L is equal to 8. As shown in Fig. 101, the chip counter 40 executes a counting operation modulo L = 8 and supplies a counting value c to the data converter 41 and the spread code generator 42. Each time 8

c-th power, that is ac, which is corresponding to the counting value c. Since L is equal to 8 in this exemple, it is enough that the spread code generator 42 supplies a spread code pp = 1, 2, ..., 11 corresponding to the counting value c = 0, 1, ..., 7. The multiplier 43 executes Galois multiplication modulo Q = 17 between the code w obtained by the data converter 41 and the spread code pp supplied from the spread code generator 42, and supplies the result mo to the adder The adder 44 executes Galois addition modulo Q = 17 between the multiplication result mo obtained by the muti-pler 43 and the user identification No. I supplied from the input terminal 402, and supplies, through the output terminal the counting value c is equal to 0, the data converter 41 converts a data value x (0 ≤ x ≤ 15) supplied from the input terminal 401, into a non-zero code w (1 ≤ w ≤ 16). Fig. 102 shows a rule of conversion from the data value x into the code w. As shown in Fig. 103, the spread code generator 42 supplies, as a spread code pp, the primitive element to the 403, the addition result as a hopping code y. This hopping code y is supplied to a frequency synthesizer having a choice of at least 17 carrier frequencies.

According to the arrangement in Fig. 100, since the randomized property of a frequency hopping code is enhanced

ping code according to the data value x and the counting value c. This arrangement eliminates the need for calculation of a hopping code, thus achieving a high-speed process. the influence of frequency-selective fading can be reduced. The data converter 41 may adopt other conversion rule. Fig. 104 shows a modification of the arrangement in Fig. 100. An FH code generator 600 in Fig. 104 comprises a chip counter 60, a read-only memory (ROM) 61, a data value x input terminal 601 and a hopping code y output terminal 602. The ROM 61 contains hopping codes previously calculated in the manner above-mentioned and supplies a hop 2

ponents of an acquired hopping code vector Ay is contained in a list F consisting of M different elements out of the Q input terminal 702, a hopping code y output terminal 703 and a binary judgment signal z output terminal 704. Also a spread code pp, a result mo of the multiplier 73 and a user identification No. I. The hopping code y and the binary judgment signal z respectively supplied through the terminals 703, 704 are supplied to a frequency synthesizer having Fig. 10S shows a further modification of the anangement in Fig. 100. An FH code generator 700 in Fig. 105 has elements of a Galois field. Shown in Fig. 105 are a chip counter 70, a data converter 71, a spread code geneator 72, a multiplier 73, an adder 74, an FH code judgment unit 75, a data value x input terminal 701, a user identification No. i shown in Fig. 105 are a counting value c of the chip counter 70, a non-zero code w obtained by the data converter 71, means for calculating a binary judgment vector formed of L components which shows whether or not each of the com 8 ĸ

a choice of at least 16 carrier frequencies and provided with a carrier non-transmission mode.

Fig. 106 shows the operation of the FH code judgment unit 75. In this example, Q is equal to 17 and the value of the hopping code y obtained by the adder 74 may be in the range from 0 to 18. For the hopping code y, the FH code judgment unit 75 judges only predetermined M (= 18 = 2 $^4$ ) different values, 1.e., y = 0, 1, ..., 15, as effective (z = 1), and judges other values as ineffective (z = 0). The frequency synthesizer connected to the FH code generator 700 in Fig. 105, is brought to the carrier non-transmission mode when z is equal to 0, and transmist the carrier frequency corresponding to the hopping code y when z is equal to 1. 8

According to the arrangement in Fig. 105, there is positively utilized the feature of the FH mode that decoding can be made even though some of a plurality of carrier frequencies are lost. That is, with a portion of hopping oodes y inval-kated, there are used hopping codes in number of two's power, thus preventing the frequency synthesizer from being complicated in hardware. 2

In each of the examples of the FH code generator, the number of values that a data can present, is set to  $M=2^k$  (kand r is a positive integer. The number of chips L is an integer not less than 2 and not greater than p\* - 1. Preferably, the number Q of the elements of a Galois field is set to the minimum value out of all the values Q each of which satisfies is a positive integar) and the number Q of the elements of a Galois field is set to p" (>M) in which p is a prime number the condition of Q = p' (>M). \$

example, "5" is a prime number 5 to the first power, "9" is a prime number 3 to the second power, and "17" is a prime number 17 to the first power. According to Fig. 107, for example, when M is equal to 512, Q is equal to 521. Accordingly, the number of invalidated hopping codes is as small as 9. More specifically, by maximizing the probability of hopping Fig. 107 shows examples of M and Q which satisfy the condition above-mentioned. In the Q column in Fig. 107, for codes being validated, the maximum system reliability can be achieved. That is, decoding is practically sufficiently made even though the quality is somewhat deteriorated as compared with the case where all Q hopping codes are \$ 8

2

communication apparatus share a time slot and in which, using N camer frequencies out of M carrier frequencies per time slot, an N-channel frequency multiplex communication is made with a multilevel frequency shirt keying (MFSK) modulation mode selected when N is equal to 1 and with a frequency hopping (FH) modulation mode selected when N is not less than 2, each of N and M being an intager, said digital communication apparatus com-In a digital communication apparatus to be used for a digital communication system in which a plumality of digital ÷

8

EP 0 779 726 A2

a receiver for supplying reception information data when a reception signal is entered through a transmission Ine; and a transmitter for supplying a transmission signal to said transmission line when transmission information data

said receiver comprising:

ine, there are calculated and supplied, for said reception signal, the spectrum intensity values of said M carrier signal processing unit arranged such that, when said reception signal is entered through said transmission frequencies per said time slot:

2

said time stot is controlled in phase, either the MFSK or FH modulation mode is selected and reception code a channel detection unit arranged such that, based on said spectrum intensity values, channels are detected data for said channels are supplied; and

a decoding unit for decoding said reception code data according to the modulation mode thus selected, and tor supplying said reception information data, and

said transmitter comprising:

5

mation data are coded according to said selected modulation mode and transmission code data are supplied; a coding unit arranged such that, when said transmission information data are entered, said transmission infor a channel generation unit for assigning channels to said transmission code data and for selecting and supplyng carrier frequencies for said channels; and

8

ĸ

8

a waveform generation unit for supplying, as said transmission signal, the signal waveforms of said selected carrier frequencies in synchronism with said time slot to said transmission line.

per time slot, the maximum spectrum intensity value out of the spectrum intensity values of camer frequencies and A digital communication apparatus according to Claim 1, wherein said channel detection unit is arranged to detect to control said time slot in phase according to a difference between the maximum spectrum intensity values at two consecutive time slots ci

A digital communication apparatus according to Claim 1, wherein said signal processing unit is arranged to intermittently execute a discrete Fourier transform onty at the time of the detection of carrier using a carrier sense. ų

one time, a transmission code data string tor upwardly frequency-eweeping (up-chitping) the carrier frequencies from the least significant carrier frequency to the most significant carrier frequency or for downwardly frequency-A digital communication apparatus according to Claim 1, wherein said coding unit is arranged to generate, at least sweeping (down-chirping) the carrier frequencies from the most significant carrier frequency to the least significan carrier frequency, with a predetermined period of time at the start of transmission set as a preamble 4 ä

A digital communication apparatus according to Claim 4, wherein said channel detection unit is arranged to calculate a frequency variable range at the time of up-chirp detection or down-chirp detection, thereby to digitally correct a frequency error in reference oscillating frequency among a plurality of digital communication apparatus. ģ \$

A digital communication apparatus according to Claim 1, wherein said channel generation unit is arranged to assign, according to a progressive code, pieces of information to consecutive carrier frequencies. . â

In a digital communication apparatus to be used for a digital communication system in which a plurality of digital communication apparatus share a time slot and in which a frequency multiplex communication is made with carrier frequencies out of M carrier frequencies selected, per time slot, for a plurality of channels. M being an integer not ess than 2 ۲. 8

said digital communication apparatus comprising:

a transmitter for supplying a transmission signal to a transmission line when transmission data are entered;

a receiver for supplying reception data when a reception signal is entered through said transmission line,

8

said transmitter comprising:

a frequency selection unit for determining, for said entered transmission data, carrier frequencies to be used

#### P 0 779 776 A2

out of said M carrier frequencies per log<sub>2</sub> M bits according to a conversion table; and

wereform generation unit for supplying, in synchronism with said time slot, frequency waveforms cornesponding to each carrier frequencies to be used, said frequency waveforms being supplied, as said transmission signal, to said transmission line per period of one time slot T.

said receiver comprising:

a down-converter unit for down-converting in frequency a reception signal entered through sald transmission line to a low frequency band;

5

a DFT operation until for successively executing, per sampting clock period At, a discrete Fourier transform (DFT) for a period of the latest one time slot [\textit{T} = N x \textit{A}] on said signal after down-converted in frequency, thereby to calculate spectrum values I (\textit{N} (\textit{K} = 1, 2, ..., M) respectively for each M carrier frequencies, N being an integer not less than M:

a threshold judgment unit for detecting, out of said M carrier frequencies, carrier frequencies of which spectrum values (f) exceed a threshold value, said carrier frequencies per said sampling clock cycle At;

a synchronizing signal generation unit for generating, based on said spectrum values ((k) and said candidate carrier froquencies, a synchronizing ingger signal for synchronization with said time slot; a latch unit for determining, as reception carrier frequencies, said candidate carrier frequencies at the time of assertion of said synchronizing ingger signal; and

a decoder for supplying, based on a conversion table identical with that in said frequency selection unit, log. M-bit reception data for each of said reception carrier frequencies.

8

A digital communication apparatus according to Claim 7, wherein said waveform generation unit is arranged such
 that,

using i) cosine waves represented by  $(2\pi \times \Delta f \times (2k - 1) \times 1)$ , ii) sine waves represented by  $(-1)^{k+1} \times \sin (2\pi \times \Delta f \times (2k - 1) \times \psi)$  and iii) two carriers having frequency ic and different in phase respectively represented by  $\cos (2\pi \times f \times \tau)$  and  $\sin (2\pi \times f \times \tau)$ , in which R is an integer not less than 1, All is the frequency step

width equal to 1/T  $\times$  R and t is time, the represented by the following equation: trequency waveforms W1 which are represented by the following equation:

8

W1 = sin 
$$(2\pi \times (fc + (\cdot 1)^{k-1} \times \Delta f \times (2k - 1) \times t)$$

and which are corresponding to said canier frequencies to be used, are supplied, per period of one time stor i. by a frequency orthogonal transformation in synchronism with said time slot, said frequency waveforms W1 being supplied as said transmission signal to said transmission signal to said transmission line, and

¥

said down-converter unit is arranged such that, using said frequency it, a reception signal entered through said transmission line is down-converted in frequency to a low trequency band. A digital communication apparatus according to Claim 7, wherein said waveform generation unit is arranged such

using i) cosine waves represented by  $(2\pi \times d\times (2k+1)\times t)$ , ii) sine waves represented by  $(\cdot\,1)^R \times \sin(2\pi \times d\times (2k-1)\times t)$  and iii) two carniers having frequency to and different in phase respectively represented by  $\cos(2\pi \times t \times t)$  and  $\sin(2\pi \times t \times t)$ , in which R is an integer not less than  $1, \Delta t$  is the frequency stap width which is equal to  $1/T \times R$  and t is time,

frequency waveforms W2 which are represented by the following equation:

ş

$$W2 = \sin(2\pi \times (10 + (-1)^k \times \Delta t \times (2k - 1) \times t)$$

so and which are corresponding to eald carrier frequencies to be used, are supplied, per period of one time slot 1, by a frequency orthogonal transformation in synchronism with said time slot, said frequency waveforms W2 being supplied as eald transmission signal to said transmission signal to said transmission line, and

said down-converter unit is arranged such that, using said frequency fc, a reception signal entered through said transmission line band is down-converted in frequency to a low frequency band.  A digital communication apparatus according to Claim 7, wherein said waveform generation unit is arranged such that,

3

using 1) cosine waves represented by  $(2\pi \times \Delta t \times k \times 1)$ , ii) sine waves represented by  $(-1)^{k+1} \times \sin (2\pi \times \Delta t \times k \times 1)$  and iii) two cerriers having frequency to and different in phase respectively represented by

ä

## EP 0 779 726 A2

 $\cos{(2\pi \times t_0 \times t)}$  and  $\sin{(2\pi \times t_0 \times t)}$ , in which R is an integer not less than 1, Af is the frequency step width which is equal to  $1f \times R$  and 1 is time,

frequency waveforms W3 which are represented by the following equation:

W3 = 
$$\sin(2\pi \times (fc + (-1)^{k-1} \times \Delta f \times k \times t)$$

and which are corresponding to said carrier frequencies to be used, are supplied, per period of one time slot T, by a frequency orthogonal transformation in synchronism with said time slot, said frequency waveforms W3 being supplied as said transmission signal to said transmission line, and

said down-converter unit is arranged such that, using said frequency Ic, a reception signal entered through said transmission line is down-converted in frequency to a low frequency band.

5

2

11. A digital communication apparatus according to Claim 7, wherein said waveform generation unit is arranged such

using i) cosine waves represented by (2π x Δt x k x 1), ii) sine waves represented by (-1) x stin (2π x Δt x k x t) and iii) two centers having frequency it and different in phase respectively represented by cos (2π x t x t) and sin (2π x t x x t), in which R is an integer not less than 1, d is the frequency step width which is equal to 1/π x R and 1 is fine.

requency waveforms W4 which are represented by the following equation:

8

Ŋ

W4 = 
$$\sin(2\pi \times (fc + (-1)^k \times \Delta f \times k \times t)$$

and which are corresponding to said carrier frequencies to be used, are supplied, per period of one time slot T. by a frequency orthogonal transformation in synchronism with said time slot, said frequency waveforms W4 being supplied as said transmission signal to said transmission line, and

said down-converter unit is arranged such that, using said frequency fo, a reception signal entered through said transmission line is down-converted in frequency to a low frequency band.

- 12. A digital communication apparatus according to Claim 7, wherein said DFT operation unit is arranged to execute so said discrete Fourier transform (DFT) using, as samptling frequency (1/Δt), frequency (M x 4 x Δt) equal to the occupied frequency bandwidth of said M carrier frequencies.
- 13. A digital communication apparatus according to Claim 7, wherein there is determined, in said conversion table in said requency selection unit, the relationship between the arrangement of said carrier frequencies after down-converted in frequency and said transmission data, said relationship being determined based on a progressive code.
- A digital communication apparatus according to Claim 7, wherein said synchronizing signal generation unit is arranged;

to calculate, per sampling clock cycle At, a cost function Cf defined by the following equation:

\$

$$Cl = \Sigma_{k-1}^{M} (l(k)) \cdot \Sigma_{1-0}^{B} (ld(1))$$

in which s is an integer not less than 1 and not greater than M and Id(1) (1 = 0, ..., s) is the spectrum value of each of said candidate carrier frequencies;

\$

to hold, per time point I (i = 1, 2, ...., IV) in steps of Δt of said time slot, the accumulated value C(i) of the cost functions Cf for the latest TC time slots determined by TC, in which TC is time constant and is an integer not less than 1; and

to detect, per said time slot, the time point at which the smallest accumulated value C(i) is held, thereby to generate said synchronizing trigger signal.

- A digital communication apparatus according to Claim 14, wherein said transmission data entered into said trequency selection unit have a randomized property.
- 16. A digital communication apparatus according to Claim 14, wherein eaid synctronizing signal generation unit is arranged to generate said synctronizing trigger signal with said time constant TC set to M x q in which q is an integer not less than 1.
- A digital communication apparatus according to Claim 7, wherein:

fler, the amplitude of said signal after down-converted in frequency, and said threshold judgment unit is arranged to set said threshold value according to the largest spectrum value said down-converter unit further has a function of normalizing, using an automatic gain control (AGC) ampliout of the spectrum values of said candidate carrier frequencies.

- A digital communication appearatus according to Claim 7, further comprising a frequency control unit for finely adjusting, according to a difference in spectrum value between certain carrier frequency and carrier frequency adjacent thereto, reference frequency fo used in said waveform generation unit and said down-converter unit.
- 19. In a digital communication apparatus using either a mutitleval frequency strift keying (MFSK) modulation mode or a code mutitplexing MFSK modulation mode, using M carrier frequencies per sub-band, M being an integer not less 9
- said digital communication apparatus characterized in that said M carrier frequencies per sub-band are orthogonally disposed at frequency intervals not less than 2/T in which T is a frequency switching period of time.

5

- 20. In a digital communication apparatus using either a multileval frequency shift keying (MFSK) modulation mode or a code multiplexing MFSK modulation mode, using M consecutive carrier frequencies randomly selected per predetermined time interval L, M being an integer not less than 4,
  - said digital communication apparatus characterized in that said time interval L is a value equal to the product of a frequency switching period of time T and a positive integer, and that said M carrier frequencies are orthogonally disposed at frequency intervals not less than 2/T.

8

21. In a digital communication apparatus using either a multilevel frequency shift keying (MFSK) modulation mode or a code multiplexing MFSK modulation mode, using M carrier frequencies per sub-band, M being an Integer not less

said digital communication apparatus comprising a transmitter and a receiver,

said receiver comprising:

ĸ

N diversity branches in which signals received from N points spatially separated from said diversity branches are respectively down-converted in frequency to low frequency bands, thereby to supply N-sequence base band signals, N being an Integer not less than 2;

8

a frequency detection unit formed of M operation units for respectively calculating the signal levels of M carrier

frequencies;

a selector for assigning said N-sequence base band signals to said M operation units; and a since for controlling said selector to change the base band signal to be assigned to a specific operation unit out of said M operation units when the signal level calculated by said specific operation unit does not exceed

Ŋ

a threshold level in a predetermined period of time.

- communication apparatus share a time slot and in which a half-duplax data communication is made using either a multilevel frequency shift keying (MFSK) modulation mode or a code multiplaxing MFSK modulation mode, said digital communication apparatus comprising a transmitter and a receiver which share a single antenna, 22. In a digital communication apparatus to be used for a digital communication system in which a plurality of digital said receiver comprising: \$
- first means for storing, as a reference phase error, a phase error which is present immediately before the comâ

erative synchronizing signal for synchronous control of the time slot, using a feedforward control based on said munication mode is switched from the reception mode to the transmission mode; and second means for generating, after the reception mode has been switched to the transmission mode, a regenstored reference phase error, and for supplying said generated regenerative synchronizing signal to said trans-

8

munication is made with either a multilevel frequency shift keying (MFSK) modulation mode or a frequency hopping (PF) modulation mode selected according to multiplicity. In a digital communication apparatus in which, using M carrier frequencies per time stot, a frequency multiplex com-

said digital communication apparatus comprising a transmitter and a receiver;

8

a convolutional coder for supplying a convolutional code sequence according to an input information sequence; an interleaver for supplying an interleave sequence according to said convolutional code sequence;

#### EP 0 779 726 A2

a first switching unit for supplying, according to a switching signal, either said interleave sequence or said FH an FH coder for supplying an FH code sequence according to said interleave sequence; code sequence as a transmission sequence; and

an M-ary independent signal transmitter unit for supplying, per said time slot, a transmission signal containing, out of M mutually independent frequency components, one frequency component corresponding to said trans-

## said receiver comprising:

2

5

mission sequence,

an M-ary independent signal receiver unit for supplying a threshold judgment pattern generated by making a an operational mode control circuit for judging the multiplicity based on said threshold judgment pattern and for threshold judgment on each of the intensity values of M frequency components of a reception signal;

supplying said ewitching signal according to said multiplicity;

a second switching unit for selecting, according to said switching signal, either said threshold judgment pattern an FH decoder for supplying an FH decoding pattern according to said threshold judgment pattern; or said FH decoding pattern;

a majority decoder for supplying a majority decoding sequence according to the pattern selected by said second switching unit;

a deinterleaver for supplying a deinterleave sequence according to said majority decoding sequence; and a Vitarbi decoder for supplying an information sequence according to said deinterleave sequence.

8

ĸ

component removal circuit for supplying a burst removal pattern generated by removing, from sald threshold judg-ment pattern, components which appear consecutively in terms of time, sald burst removal pattern being supplied 24. A digital communication apparatus according to Claim 23, wherein said receiver further comprises a burst signal to said operational mode control circuit, said FH decoder and said second switching unit.

# A digital communication apparatus according to Claim 23, wherein said Viterbi decoder comprises: 25

a puncture signal generator for detecting, based on the pathern selected by said second switching unit, an undeterminable bit of a word and for supplying a puncture signal for instructing to handle said undeterminable bit as an erasure bit;

8

a deinterteaver for supplying a deinterteave-puncture signal according to said puncture signati, and a Viterbi decoder for supplying an information sequence according to said deinterleave sequence while the bit

corresponding to said deinterleave-puncture signal is handled as an erasure bit.

# A digital communication apparatus according to Claim 23, wherein:

S

\$

said majority decoder has a function of supplying, as said majority decoding sequence, a multi-level decod-ing sequence generated by malding a soft decision on each bit of the pattern selected by said second switching unit; said deinterleaver has a function of supplying, as said deinterleave sequence, the multi-level deinterleave sequence corresponding to said multi-level decoding sequence; and

said Viterbi decoder has a function of supplying an information sequence generated by executing a soft decision decoding based on said multi-level deinterleave sequence.

# A digital communication apparatus comprising a frequency hopping (FH) coder,

said FH coder comprising:

\$

conversion means for converting a data value x which is an element of a Galois field, into a code w which is a non-zero element of said Galois field, according to the following conversion equation using a function f:

8

Q of the elements of said Galois field is equal to p' (>M) in which p is a prime number and r is a positive integer; when the number M of values which a data can present, is equal to  $2^k$  (k is a positive integer) and the number

operation means for calculating, according to said code w, a hopping code vector Ay composed of L components using the following Galois operation:

3

Y=w-4a+i-4

wherein is the user identification No, which is an element of said Galots fledt,  $\alpha$  is one of the primitive elements of said Galots fleid;  $^{\lambda}\alpha$  is a spread code vector of L components and is equal to  $(1,\alpha,\alpha^{\lambda},...\alpha^{L^{1}})$  in which L is an integer not less than 2 and not greater than  $p^{\lambda} - 1$ ; and  $^{\lambda}\phi$  is a unit vector of L components and is equal to (1,1,...,1).

28. A digital communication apparatus according to Claim 27, wherein said FH coder further comprises means for calculating a binary judgment vector formed of L components which indicates whether or not each of the components of said hopping code vector \(\gamma\) is contained in a list F consisting of M different elements cut of said Q elements of each Q elements of each Q elements of

29. A digital communication apparatus according to Claim 28, wherein said number Q of the elements of said Galois field is the smallest value out of all the values Q each satisfying Q = p ' (>M).

5

2

8

20




FIG. 1

8

\$

\$

8

8

S






FIG. 3





CARRIER Freo F(E) F (3) F (4) F (5) F (6) F (7) F (8) F (9) F (10) F (11) F (12) F (13) F (16) F (2) 4-BIT XMSN CODE DATA 0000 0010 0100 1000 0001 0011 0101 1010 1100 1001 1011 1101

EP 0 779 726 A2

FIG. 6

4-BIT RECEP CODE DATA	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	11:11
CARRIER FREG	F (1)	F (2)	F (3)	F (4)	F (5)	F (6)	F (1)	F (8)	F (9)	F (10)	F (11)	F (12)	F (13)	F (14)	F (15)	F (16)

FIG. 7

	,	0	-	$\downarrow$
_	0	0 0 1 1	1 1 0 0	← F (13) →
1	0	0 1 1 1	1 0 0 0	← F (9) →
	0	1 1 1	0 0 0 0	· (() →
	8 c o 1	h t o (M-SEO) 1	0 000	0 89 0

FIG. 8




FIG. 9

HOPPING POINT

73

LIME

E(3)

ojs

SĮ.

SPECTRUM INTENSITY







FIG. 11



EP 0 779 726 A2








FIG. 13






FIG. 14






g

IG. 15

EP 0 779 726 A2

EP 0 779 726 A2

FIG. 17



BPF

LPF

된

o o

**E** 

.. SIGNAL PROCESSING UNIT ....

csu

23

FIG. 18

T: 1 SYMBOL TIME

UP-CHIRP CODE DATA	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
TIME	11~10	~21	~3 T	7 4 T	~5T	19~	11~	18~	16~	~10T	~11T	~12T	~13T	~14T	~15T	~16T


FIG. 19

T : 1 SYMBOL TIME

TIME

DOWN-CHIRP

									_				_			
CODE DATA	1111	1110	1101	1100	1011	1010	1001	1000	0111	0110	0101	0100	0011	0010	0001	0000
T I NE	0 T~1 T	~21	~3 T	~4 T	~5 T	19~	1 L~	~8 T	7.6∼	~10T	~111	~12T	~13⊺	~14T	~15T	~16T



ដូ

FIG. 21




FIG. 22

FIG. 24

A-BIT CARRIER PRECODO					•		_								
	CARRIER FREO			1		i									
		0 0	0	0 1	0	1 0		1.1	-	0	 -		1101	ľ	1 1

F(16)

FIG. 23

6

FIG. 25

4-BIT RECEP CODE DATA	0000	0001	0011	0 0 1 0	0110	0111	0101	0100.	1100	1101	1111	1110	1010	1011	1001	1000
CARRIER FREO	F (1)	F (2)	F (3)	F (4)	F (5)	F (6)	F (7)	F (8)	F (9)	F (10)	F (11)	F (12)	F (13)	F (14)	F (15)	F (16)

FIG. 26

T : 1 SYMBOL TIME

UP-CHIRP CODE DATA	0000	0001	0011	0010	0110	0111	0101	0100	1100	1101	1111	1110	1010	1011	1001	1000
TIME	0 T~1 T	~21	~3T	~4 T	~5T	79~	7.4~	18~	16~	~101	~111	~121	~13T	~14T	~15T	~16T

FIG. 28

FIG. 27

T: 1 SYMBOL TIME

DOWN-CHIRP CODE DATA	1000	1001	1011	1010	1110	1111	1101	1100	0100	0101	0111	0110	0010	0011	0001	0000
JNI L	0 T~1 T	~21	~3.T	~4 T	15~	19~	7.1	78∼	16~	~10T	~111	~12T	~13T	~14T	~15⊤	~16T

MCM WSH			
n Sw.	. Q PL		~
S C C C C S M C C C C C C C C C C C C C	noa ap	G U \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
F S U CE UC	DV SMIPS 1/2FD	S S S S S S S S S S S S S S S S S S S	P O
, <del> </del>	sysc		₩

5

.

MCD

53	CARRIER FRED	F (1)	F (2)	F (3)	F (4)	F (5)	F (6)	F (7)	F (8)	F (9)	F (10)	F (11)	F (12)	F (13)	F (14)	F (15)	E (16)
FIG. 2	4-BIT DATA	0000	0001	0011	0010	0110	0111	0101	0100	1100	1101	1111	1110	1010	1011	1001	1000




FIG. 30

COSINE-WAVE & SINE-WAVE GENERATION UNIT .....

SINE-WAVE MEMORY

14/2

COSINE-MANE MEMORY

шш

Scm

SSDA

CZSLF

LPF

SYAHz 32MHz sysc

SOM...

EAEN K →-21N ODD K →+21N

RESET

7-817 CC

5K-1

E(K) Znc

Syc

ENEN

000

0000000






FIG. 32




FIG. 33





FIG. 34








FIG. 36




EB 0 770 706 A

EP 0 779 726 A2


Ь





2

ĸ



ĸ




FIG. 41




FIG. 42

TIME SLOT $(r=0, 1, \cdot \cdot \cdot)$	RECEP CHANNEL 1	RECEP CHANNEL 2
(16×r+1) T	F(1)	F(3)
(16×r+2) T	F(2)	F(4)
(16×r+3) T	F(3)	F(5)
(16×r+4) T	F(4)	F(6)
(16×r+5) T	F(5)	F(1)
(16×r+6) T	F(6)	F(8)
(16×r+7) T	F(1)	F(9)
(16×r+8) T	F(8)	· F (10)
(16×r+9) T	F(9)	F (11)
(16×r+10) T	F (10)	F (12)
(16×r+11) T	F (11)	F (13)
(16×r+12) T	F (12)	F (14)
(16×r+13) T	F (13)	F (15)
(16×r+14) T	F (14)	F (16)
(16×r+15) T	F (15)	F(1)
(16×r+16) T	F (16)	F(2)

EP 0 779 726 A2


FIG. 43

TIME (TC = 16, N = 256)

RECEP CHANNEL 2	F(2)	F(3)	F(4)	F(5)	F(6)	F(1)	F(8)	. F(9)	F (10)	F (11)	F (12)	F (13)	F (14)	F (15)	F (16)	F(1)
RECEP CHANNEL 1	F(1)	F(2)	F(3)	F(4)	F(5)	F(6)	F(1)	F(8)	F(9)	F (10)	F (11)	F (12)	F (13)	F (14)	F (15)	F (16)
TIME SLOT (r=0, 1, ··)	(16×r+1) T	(16×r+2) T	(16×r+3) T	(16×r+4) T	(16×r+5) T	(16×r+6) T	(16×r+7) T	(16×r+8) T	(16×r+9) T	(16×r+10) T	(16×r+11) T	$(16 \times r + 12) T$	(16×r+13) T	(16×r+14) T	(16×r+15) T	(16×r+16) T


F

FIG. 45



$r = 0, 1, \cdots)$	RECEP CHANNEL 1	RECEP CHANNEL 2	RECEP CHANNEL 3
16×r+1) T	F(1)	F(5)	F(9)
16×r+2) T	F(2)	F(6)	F (10)
16×r+3) T	F(3)	F(7)	F (11)
16×r+4) T	F(4)	F(8)	F (12)
(16×r+5) T	F(5)	F(9)	F (13)
(16×r+6) T	F(6)	F (10)	F (14)
(16×r+7) T	F(7)	F (11)	F (15)
16×r+8) T	F(8)	F (12)	F (16)
(16×r+9) T	F(9)	F (13)	F(1)
(16×r+10) T	F (10)	F (14)	F(2)
(16×r+11) T	F (11)	F (15)	F(3)
(16×r+12) T	F (12)	F (16)	F(4)
(16×r+13) T	F (13)	F(1)	F(5)
(16×r+14) T	F (14)	F(2)	F(6)
(16×r+15) T	F (15)	F(3)	F(7)
(16×r+16) T	F (16)	F(4)	F(8)

FIG. 47



TIME (TC = 16, N = 256)

TIME SLOT (r = 0, 1, ··)	RECEP CHANNEL .	RECEP CHANNEL 2	RECEP CHANNEL 3
(16×r+1) T	F(1)	F(2)	F(3)
(16×r+2) T	F(2)	F(3)	F(4)
(16×r+3) T	F(3)	F(4)	F(5)
(16×r+4) T	F(4)	F(5)	F(6)
(16×r+5) T	F(5)	F(6)	F(7)
(16×r+6) T	F(6)	F(1)	F(8)
(16×r+7) T	F(7)	F(8)	F(9)
(16×r+8),T	F(8)	F(9)	F (10)
(16×r+9) T	F(9)	F (10)	F (11)
(16×r+10) T	F (10)	F (11)	F (12)
(16×r+11) T	F (11)	F (12)	F (13)
(16×r+12) T	F (12)	F (13)	F (14)
(16×r+13) T	F (13)	F (14)	F (15)
(16×r+14) T	F (14)	F (15)	F (16)
(16×r+15) T	F (15)	F (16)	F(1)
(16×r+16) T	F (16)	F(1)	F(2)



(16×r+16) T	(16×r+15) T	(16×r+14) T	(16×r+13) T	$(16 \times r + 12) T$	$(16 \times r + 1.1)$ T	(16×r+10) T	$(16 \times r + 9)$ T	(16×r+8) T	$(16\times r+7)$ T	(16×r+6) T	$(16\times r+5)$ T	$(16\times r+4)$ T	(16×r+3) T	$(16\times r+2)$ T	(16×r+1) T	TIME SLOT $(r=0, 1, \cdots)$	
F (16)	F (15)	F (14)	F (13)	F (12)	F (11)	F·(10)	F (9 <sup>-</sup> )	F(8)	F(7)	F(6)	F(5)	F(4)	F(3)	F(2)	F(1)	RECEP CHANNEL	

EP 0 779 726 A2

2

FIG. 51






FIG. 52



. 48



FREQUENCY (kHz)






FIG. 56




FIG. 57






FIG. 58



EP 0 779 726 A2

P 0 779 726 A



93 : FIG. 59

FIG. 60




FIG. 61





FIG. 62



779 726 A2

P 0 779 726 A2




FIG. 64







FIG. 65



នឹ





EP 0 779 726 A2




Ŕ

FIG. 68









Ē


ĝ

FIG. 70






ŝ








EP 0 779 726 A2

8 = J

8



XIMT SIG

UP-CONV

TONE GEN

XMT SEO (16-ARY)

FIG. 76B

-RO1 M-ARY ISRU

EP 0 779 726 A2

FIG. 76A

.S05 M-ARY ISTU

REC SIG

BPF fc=f2

BPF fc≡f1 f c: CENTER FRED

20

5

\$





FIG. 78



112

Ξ

P 0 779 726 A2







FIG. 80







70 77A A7

EP 0 779 726 A2

116





FIG. 84



EP 0 779 726 A2

779 726 A

118








FIG. 86




:D 0 770 706 A













FIG. 92

INPUT		OUTPUT	15	
	y <sub>0</sub>	y 1	y 2	γ 3
0.1	1	0	0	0
2	0	1	0	0
3	0	0	1	0
4-16	0	0	0	-

FIG. 93 PRIOR ART



ω <b>ν</b> →0	NU S	USER
(0, 0, 0) (1, 1, 1) (2, 2, 2) (3, 3, 3)	0	
(1, 2, 3) (0, 3, 2) (3, 0, 1) (2, 1, 0)	1	DATA VALUE
(2, 3, 1) (3, 2, 0) (0, 1, 3) (1, 0, 2)	2	ALUE
(3, 1, 2) (2, 0, 3) (1, 3, 0) (0, 2, 1)	3	

FIG. PRIOR	1
ART PS	ו

ω	2		0	+
ω	2	_	0	0
2	ယ	0	<b>-</b> .	_
	0	ω	2	2
0	_	7	ယ	3

သ	2		0	•
0	0	0	0	0
ω	N		0	_
-	ω	1	0	2
8	<u> </u>	ω	0	ω

FIG.	
94A ART	

FIG. 94B

128

EP 0 779 726 A2

ш,

4	4	0	2 3 4 0 1	2	3
ო	က	4	0	_	7
0	2	က	4	0	_
-	-	7	က	4	0
0	0	-	7	က	4
+	0	-	2	က	4

FIG. 97A

FIG. 96A PRIOR ART

fa -00000

FIG. 97B

FIG. 98

FIG. 96B PRIOR ART

fa - ×××××

3 2 1


0 4

က

		<b>28838</b>
DATA VALUE	က	(4, 3, 1) (0, 4, 2) (1, 0, 3) (3, 2, 0)
	2	(3, 1, 2) (4, 2, 3) (0, 3, 4) (1, 4, 0) (2, 0, 1)
	ı	(2, 4, 3) (3, 0, 4) (4, 1, 0) (0, 2, 1) (1, 3, 2)
	0	(1, 2, 4) (2, 3, 0) (3, 4, 1) (4, 0, 2) (0, 1, 3)
USER ID NUM		0 1 3 4

<del>1</del>3






.400 fh code generator

FIG. 99B

SPREAD CODE GEN



132

FIG. 101





FIG. 10.

15	16	
14	15	
13	14	
	13	
11 12	12	
10	11	
6	10	
æ	6	
_	8	
9	7	
2	9	
4	5	
က	4	
2	3	
-	2	
0	-	
×	3	

FIG. 103


14	6	
13	13.	
12	15	
11	14	
10	7	
6	10	
8	S	
7	11	
6	12	
5	9	
4	3	
က	8	
2	4	
-	2	
0	-	
O	d d	

FIG. 104



\$





**Z** 

0~15 16

**136**